## ANALOG \& DIGITAL ELECTRONICS

## YEAR 2012

ONE MARK
MCQ 8.1 In the sum of products function $f(X, Y, Z)=\sum(2,3,4,5)$, the prime implicants are
(A) $\bar{X} Y, X \bar{Y}$
(B) $\bar{X} Y, X \bar{Y} \bar{Z}, X \bar{Y} Z$
(C) $\bar{X} Y \bar{Z}, \bar{X} Y Z, X \bar{Y}$
(D) $\bar{X} Y \bar{Z}, \bar{X} Y Z, X \bar{Y} \bar{Z}, X \bar{Y} Z$

MCQ 8.2 The $i-v$ characteristics of the diode in the circuit given below are

$$
i= \begin{cases}\frac{v-0.7}{500} \mathrm{~A}, & v \geq 0.7 \mathrm{~V} \\ 0 \mathrm{~A} & v<0.7 \mathrm{~V}\end{cases}
$$



The current in the circuit is
(A) 10 mA
(B) 9.3 mA
(C) 6.67 mA
(D) 6.2 mA

MCQ 8.3 The output $Y$ of a 2-bit comparator is logic 1 whenever the 2 -bit input $A$ is greater than the 2 -bit input $B$. The number of combinations for which the output is logic 1 , is
(A) 4
(B) 6
(C) 8
(D) 10

MCQ 8.4 Consider the given circuit


In this circuit, the race around
(A) does not occur
(B) occur when $C L K=0$
(C) occur when $C L K=1$ and $A=B=1$
(D) occur when $C L K=1$ and $A=B=0$

YEAR 2012
TWO MARKS
MCQ 8.5 The voltage gain $A_{v}$ of the circuit shown below is

(A) $\left|A_{v}\right| \approx 200$
(B) $\left|A_{v}\right| \approx 100$
(C) $\left|A_{v}\right| \approx 20$
(D) $\left|A_{v}\right| \approx 10$

MCQ 8.6 The state transition diagram for the logic circuit shown is

(A)

(B)

(C)

(B)


MCQ 8.7 The circuit shown is a

(A) low pass filter with $f_{3 d B}=\frac{1}{\left(R_{1}+R_{2}\right) C} \mathrm{rad} / \mathrm{s}$
(B) high pass filter with $f_{3 d B}=\frac{1}{R_{1} C} \mathrm{rad} / \mathrm{s}$
(C) low pass filter with $f_{3 d B}=\frac{1}{R_{1} C} \mathrm{rad} / \mathrm{s}$
(D) high pass filter with $f_{3 d B}=\frac{1}{\left(R_{1}+R_{2}\right) C} \mathrm{rad} / \mathrm{s}$

MCQ 8.8 A low-pass filter with a cut-off frequency of 30 Hz is cascaded with a high pass filter with a cut-off frequency of 20 Hz . The resultant system of filters will function as
(A) an all - pass filter
(B) an all - stop filter
(C) an band stop (band-reject) filter
(D) a band - pass filter

## MCQ 8.9



The CORRECT transfer characteristic is
(A)

(B)

(C)

(D)


MCQ 8.10 The output $Y$ of the logic circuit given below is

(A) 1
(B) 0
(C) $X$
(D) $\bar{X}$

YEAR 2011
TWO MARKS
MCQ 8.11 A portion of the main program to call a subroutine SUB in an 8085 environment is given below.
!
LXI D, DISP
LP : CALL SUB
$\mathrm{LP}+3$
!
It is desired that control be returned to $\mathrm{LP}+\mathrm{DISP}+3$ when the RET instruction is executed in the subroutine. The set of instructions that precede the RET instruction in the subroutine are


MCQ 8.12 The transistor used in the circuit shown below has a $\beta$ of 30 and $I_{C B O}$ is negligible


If the forward voltage drop of diode is 0.7 V , then the current through collector will be
(A) 168 mA
(B) 108 mA
(C) 20.54 mA
(D) 5.36 mA

MCQ 8.13 A two bit counter circuit is shown below


It the state $Q_{A} Q_{B}$ of the counter at the clock time $t_{n}$ is ' 10 ' then the state $Q_{A} Q_{B}$ of the counter at $t_{n}+3$ (after three clock cycles) will be
(A) 00
(B) 01
(C) 10
(D) 11

MCQ 8.14 A clipper circuit is shown below.


Assuming forward voltage drops of the diodes to be 0.7 V , the input-output transfer characteristics of the circuit is
(A)

(B)

(C)

(D)


YEAR 2010
ONE MARK
MCQ 8.15 Given that the op-amp is ideal, the output voltage $v_{o}$ is


GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
Published by: NODIA and COMPANY
(A) 4 V
(B) 6 V
(C) 7.5 V
(D) 12.12 V

MCQ 8.16 Assuming that the diodes in the given circuit are ideal, the voltage $V_{0}$ is

(A) 4 V
(B) 5 V
(C) 7.5 V
(D) 12.12 V

MCQ 8.17 The transistor circuit shown uses a silicon transistor with $V_{B E}=0.7, I_{C} \approx I_{E}$ and a dc current gain of 100 . The value of $V_{0}$ is

(A) 4.65 V
(B) 5 V
(C) 6.3 V
(D) 7.23 V

MCQ 8.18 The TTL circuit shown in the figure is fed with the waveform $X$ (also shown). All gates have equal propagation delay of 10 ns . The output $Y$ of the circuit is



GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
(A)

(B)

(D)

(C)


MCQ 8.19 When a "CALL Addr" instruction is executed, the CPU carries out the following sequential operations internally :
Note: (R) means content of register $R$
$((\mathrm{R}))$ means content of memory location pointed to by R .
PC means Program Counter
SP means Stack Pointer
(A) (SP) incremented
(B) $\quad($ PC $) \leftarrow$ Addr
$((\mathrm{SP})) \leftarrow(\mathrm{PC})$
(SP) incremented
(C) $(\mathrm{PC}) \leftarrow \mathrm{Addr}$
(SP) incremented
$((\mathrm{SP})) \leftarrow(\mathrm{PC})$
(D) $\quad((\mathrm{SP})) \leftarrow(\mathrm{PC})$
(SP) incremented
$(\mathrm{PC}) \leftarrow$ Addr

## Statement For Linked Answer Questions: 6 \& 7

The following Karnaugh map represents a function $F$.


MCQ 8.20 A minimized form of the function $F$ is
(A) $F=\bar{X} Y+Y Z$
(B) $F=\bar{X} \bar{Y}+Y Z$
(C) $F=\bar{X} \bar{Y}+Y \bar{Z}$
(D) $F=\bar{X} \bar{Y}+\bar{Y} Z$

MCQ 8.21 Which of the following circuits is a realization of the above function $F$ ?
(A)

(B)

(C)

(D)


## YEAR 2009

MCQ 8.22 The following circuit has a source voltage $V_{S}$ as shown in the graph. The current through the circuit is also shown.




GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia

The element connected between $a$ and $b$ could be
(A)

(B)

(C)

(D)


MCQ 8.23 The increasing order of speed of data access for the following device is
(I) Cache Memory
(II) CD-ROM
(III) Dynamic RAM
(IV) Processor Registers
(V) Magnetic Tape
(A) (V), (II), (III), (IV), (I)
(B) (V), (II), (III), (I), (IV)
(C) (II), (I), (III), (IV), (V)
(D) (V), (II), (I), (III), (IV)

MCQ 8.24 The nature of feedback in the op-amp circuit shown is

(A) Current-Current feedback
(B) Voltage-Voltage feedback
(C) Current-Voltage feedback
(D) Voltage-Current feedback

MCQ 8.25 The complete set of only those Logic Gates designated as Universal Gates is (A) NOT, OR and AND Gates
(B) XNOR, NOR and NAND Gates
(C) NOR and NAND Gates
(D) XOR, NOR and NAND Gates

YEAR 2009
MCQ 8.26 The following circuit has $R=10 \mathrm{k} \Omega, C=10 \mu \mathrm{~F}$. The input voltage is a sinusoidal at 50 Hz with an rms value of 10 V . Under ideal conditions, the current $I_{s}$ from the source is

(A) $10 \pi \mathrm{~mA}$ leading by $90^{\circ}$
(B) $20 \pi \mathrm{~mA}$ leading by $90^{\circ}$
(C) $10 \pi \mathrm{~mA}$ leading by $90^{\circ}$
(D) $10 \pi \mathrm{~mA}$ lagging by $90^{\circ}$

MCQ 8.27 Transformer and emitter follower can both be used for impedance matching at the output of an audio amplifier. The basic relationship between the input power $P_{\text {in }}$ and output power $P_{\text {out }}$ in both the cases is
(A) $P_{\text {in }}=P_{\text {out }}$ for both transformer and emitter follower
(B) $P_{\text {in }}>P_{\text {out }}$ for both transformer and emitter follower
(C) $P_{\text {in }}<P_{\text {out }}$ for transformer and $P_{\text {in }}=P_{\text {out }}$ for emitter follower
(D) $P_{\text {in }}=P_{\text {out }}$ for transformer and $P_{\text {in }}<P_{\text {out }}$ for emitter follower

MCQ 8.28 In an 8085 microprocessor, the contents of the Accumulator, after the following instructions are executed will become

$$
\begin{array}{ll}
\text { XRA } & \text { A } \\
\text { MVI } & \text { B, F0 H } \\
\text { SUB } & \text { B }
\end{array}
$$

(A) 01 H
(B) 0 F H
(C) F0 H
(D) 10 H

MCQ 8.29 An ideal op-amp circuit and its input wave form as shown in the figures. The output waveform of this circuit will be


(A)

(B)

(C)

(D)


## YEAR 2008

MCQ 8.30 The equivalent circuits of a diode, during forward biased and reverse biased conditions, are shown in the figure.




If such a diode is used in clipper circuit of figure given above, the output voltage $V_{0}$ of the circuit will be
(A)

(B)


GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
Published by: NODIA and COMPANY
(C)



YEAR 2008
TWO MARKS
MCQ 8.31 Two perfectly matched silicon transistor are connected as shown in the figure assuming the $\beta$ of the transistors to be very high and the forward voltage drop in diodes to be 0.7 V , the value of current $I$ is

(A) 0 mA
(B) 3.6 mA
(C) 4.3 mA
(D) 5.7 mA

MCQ 8.32 In the voltage doubler circuit shown in the figure, the switch ' $S$ ' is closed at $t=0$. Assuming diodes $D_{1}$ and $D_{2}$ to be ideal, load resistance to be infinite and initial capacitor voltages to be zero. The steady state voltage across capacitor $C_{1}$ and $C_{2}$ will be

(A) $V_{c 1}=10 \mathrm{~V}, V_{c 2}=5 \mathrm{~V}$
(B) $V_{c 1}=10 \mathrm{~V}, V_{c 2}=-5 \mathrm{~V}$
(C) $V_{c 1}=5 \mathrm{~V}, V_{c 2}=10 \mathrm{~V}$
(D) $V_{c 1}=5 \mathrm{~V}, V_{c 2}=-10 \mathrm{~V}$

MCQ 8.33 The block diagrams of two of half wave rectifiers are shown in the figure. The transfer characteristics of the rectifiers are also shown within the block.


GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia

It is desired to make full wave rectifier using above two half-wave rectifiers. The resultants circuit will be
(A)

(B)

(C)

(D)


MCQ 8.34 A waveform generator circuit using OPAMPs is shown in the figure. It produces a triangular wave at point ' P ' with a peak to peak voltage of 5 V for $V_{i}=0 \mathrm{~V}$.


GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
Published by: NODIA and COMPANY

If the voltage $V_{i}$ is made +2.5 V , the voltage waveform at point ' P ' will become
(A)


(C)

(D)


## Statement for Linked Answer Questions 21 and 22.

A general filter circuit is shown in the figure :


MCQ 8.35 If $R_{1}=R_{2}=R_{A}$ and $R_{3}=R_{4}=R_{B}$, the circuit acts as a
(A) all pass filter
(B) band pass filter
(C) high pass filter
(D) low pass filter

MCQ 8.36 The output of the filter in Q. 21 is given to the circuit in figure : The gain $\mathrm{v} / \mathrm{s}$ frequency characteristic of the output $\left(v_{o}\right)$ will be

(A)

(B)

(C)

(D)


MCQ 8.37 A 3-line to 8-line decoder, with active low outputs, is used to implement a 3 -variable Boolean function as shown in the figure


The simplified form of Boolean function $F(A, B, C)$ implemented in 'Product of Sum' form will be
(A) $(X+Z)(\bar{X}+\bar{Y}+\bar{Z})(Y+Z)$
(B) $(\bar{X}+\bar{Z})(X+Y+Z)(\bar{Y}+\bar{Z})$
(C) $(\bar{X}+\bar{Y}+Z)(\bar{X}+Y+Z)(X+\bar{Y}+Z)(X+Y+\bar{Z})$
(D) $(\bar{X}+\bar{Y}+Z)(\bar{X}+Y+\bar{Z})(X+\bar{Y}+Z)(X+\bar{Y}+\bar{Z})$

MCQ 8.38 The content of some of the memory location in an 8085 accumulator based system are given below

| Address | Content |
| :--- | :--- |
| $\cdots$ | $\cdots$ |
| 26 FE | 00 |
| 26 FF | 01 |
| 2700 | 02 |
| 2701 | 03 |
| 2702 | 04 |
| $\cdots$ | $\cdots$ |

The content of stack (SP), program counter (PC) and (H,L) are 2700 H , 2100 H and 0000 H respectively. When the following sequence of instruction are executed.
2100 H: DAD SP
2101 H: PCHL
the content of (SP) and (PC) at the end of execution will be
GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
Published by: NODIA and COMPANY
(A) $\mathrm{PC}=2102 \mathrm{H}, \mathrm{SP}=2700 \mathrm{H}$
(B) $\mathrm{PC}=2700 \mathrm{H}, \mathrm{SP}=2700 \mathrm{H}$
(C) $\mathrm{PC}=2800 \mathrm{H}, \mathrm{SP}=26 \mathrm{FE} \mathrm{H}$
(D) $\mathrm{PC}=2 \mathrm{~A} 02 \mathrm{H}, \mathrm{SP}=2702 \mathrm{H}$

YEAR 2007
ONE MARK
MCQ 8.39 The common emitter forward current gain of the transistor shown is $\beta_{F}=100$


The transistor is operating in
(A) Saturation region
(B) Cutoff region
(C) Reverse active region
(D) Forward active region

MCQ 8.40 The three-terminal linear voltage regulator is connected to a $10 \Omega \operatorname{load}$ resistor as shown in the figure. If $V_{i n}$ is 10 V , what is the power dissipated in the transistor?

(A) 0.6 W
(B) 2.4 W
(C) 4.2 W
(D) 5.4 W

MCQ 8.41 The circuit shown in the figure is


GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
Published by: NODIA and COMPANY
(A) a voltage source with voltage $\frac{r V}{R_{1} \| R_{2}}$
(B) a voltage source with voltage $\frac{r \| R_{2}}{R_{1}} V$
(C) a current source with current $\left(\frac{r \| R_{2}}{R_{1}+R_{2}}\right) \frac{V}{r}$
(D) a current source with current $\left(\frac{R_{2}}{R_{1}+R_{2}}\right) \frac{V}{r}$

MCQ 8.42 $A, B, C$ and $D$ are input, and $Y$ is the output bit in the XOR gate circuit of the figure below. Which of the following statements about the sum $S$ of $A, B, C, D$ and $Y$ is correct ?

(A) $S$ is always with zero or odd
(B) $S$ is always either zero or even
(C) $S=1$ only if the sum of $A, B, C$ and $D$ is even
(D) $S=1$ only if the sum of $A, B, C$ and $D$ is odd

YEAR 2007
MCQ 8.43 The input signal $V_{i n}$ shown in the figure is a 1 kHz square wave voltage that alternates between +7 V and -7 V with a $50 \%$ duty cycle. Both transistor have the same current gain which is large. The circuit delivers power to the load resistor $R_{L}$. What is the efficiency of this circuit for the given input? choose the closest answer.

(A) $46 \%$
(B) $55 \%$
(C) $63 \%$
(D) $92 \%$

MCQ 8.44 The switch $S$ in the circuit of the figure is initially closed, it is opened at time $t=0$. You may neglect the zener diode forward voltage drops. What is the behavior of $v_{\text {out }}$ for $t>0$ ?

(A) It makes a transition from -5 V to +5 V at $t=12.98 \mu \mathrm{~s}$
(B) It makes a transition from -5 V to +5 V at $t=2.57 \mu \mathrm{~s}$
(C) It makes a transition from +5 V to -5 V at $t=12.98 \mu \mathrm{~s}$
(D) It makes a transition from +5 V to -5 V at $t=2.57 \mu \mathrm{~s}$

MCQ 8.45 The Octal equivalent of HEX and number AB.CD is
(A) 253.314
(B) 253.632
(C) 526.314
(D) 526.632

MCQ 8.46 IC 555 in the adjacent figure is configured as an astable multi-vibrator. It is enabled to to oscillate at $t=0$ by applying a high input to pin 4 . The pin description is : 1 and 8 -supply; 2-trigger; 4-reset; 6 -threshold 7 -discharge. The waveform appearing across the capacitor starting from $t=0$, as observed on a storage CRO is


GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
(A)

(B)

(C)

(D)


## YEAR 2006

MCQ 8.47 What are the states of the three ideal diodes of the circuit shown in figure ?

(A) $D_{1}$ ON, $D_{2} \mathrm{OFF}, D_{3} \mathrm{OFF}$
(B) $D_{1}$ OFF, $D_{2} \mathrm{ON}, D_{3} \mathrm{OFF}$
(C) $D_{1} \mathrm{ON}, D_{2} \mathrm{OFF}, D_{3} \mathrm{ON}$
(D) $D_{1} \mathrm{OFF}, D_{2} \mathrm{ON}, D_{3} \mathrm{ON}$

MCQ 8.48 For a given sinusoidal input voltage, the voltage waveform at point P of the clamper circuit shown in figure will be



GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
Published by: NODIA and COMPANY
(A)

(B)

(C)

(D)


YEAR 2006
MCQ 8.49 Assuming the diodes $D_{1}$ and $D_{2}$ of the circuit shown in figure to be ideal ones, the transfer characteristics of the circuit will be

(A)

(B)


GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
Published by: NODIA and COMPANY
(C)

(D)


MCQ 8.50 Consider the circuit shown in figure. If the $\beta$ of the transistor is 30 and $I_{C B O}$ is 20 mA and the input voltage is +5 V , the transistor would be operating in

(A) saturation region
(B) active region
(C) breakdown region
(D) cut-off region

MCQ 8.51 A relaxation oscillator is made using OPAMP as shown in figure. The supply voltages of the OPAMP are $\pm 12 \mathrm{~V}$. The voltage waveform at point P will be

(A)

(B)

(C)

(D)


MCQ 8.52 A TTL NOT gate circuit is shown in figure. Assuming $V_{B E}=0.7 \mathrm{~V}$ of both the transistors, if $V_{i}=3.0 \mathrm{~V}$, then the states of the two transistors will be

(A) $Q_{1} \mathrm{ON}$ and $Q_{2} \mathrm{OFF}$
(B) $Q_{1}$ reverse ON and $Q_{2} \mathrm{OFF}$
(C) $Q_{1}$ reverse ON and $Q_{2} \mathrm{ON}$
(D) $Q_{1}$ OFF and $Q_{2}$ reverse ON

MCQ 8.53 A student has made a 3-bit binary down counter and connected to the $R-2 R$ ladder type DAC, [Gain $=(-1 \mathrm{k} \Omega / 2 R)]$ as shown in figure to generate a staircase waveform. The output achieved is different as shown in figure. What could be the possible cause of this error ?


(A) The resistance values are incorrect option.

GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
(B) The counter is not working properly
(C) The connection from the counter of DAC is not proper
(D) The R and 2 R resistance are interchanged

MCQ 8.54 A $4 \times 1$ MUX is used to implement a 3-input Boolean function as shown in figure. The Boolean function $F(A, B, C)$ implemented is

(A) $F(A, B, C)=\Sigma(1,2,4,6)$
(B) $F(A, B, C)=\Sigma(1,2,6)$
(C) $F(A, B, C)=\Sigma(2,4,5,6)$
(D) $F(A, B, C)=\Sigma(1,5,6)$

MCQ 8.55 A software delay subroutine is written as given below :

| DELAY : | MVI | H, 255D |
| :--- | :--- | :--- |
|  | MVI | L, 255D |
| LOOP : | DCR | L |
|  | JNZ | LOOP |
|  | DCR | H |
|  | JNZ | LOOP |

How many times DCR L instruction will be executed?
(A) 255
(B) 510
(C) 65025
(D) 65279

MCQ 8.56 In an 8085 A microprocessor based system, it is desired to increment the contents of memory location whose address is available in ( $\mathrm{D}, \mathrm{E}$ ) register pair and store the result in same location. The sequence of instruction is
(A) XCHG
INR M
(B) XCHG
INX H
(C) INX D
XCHG
(D) INR M
XCHG

YEAR 2005
ONE MARK
MCQ 8.57 Assume that $D_{1}$ and $D_{2}$ in figure are ideal diodes. The value of current is

(A) 0 mA
(B) 0.5 mA
(C) 1 mA
(D) 2 mA

MCQ 8.58 The 8085 assembly language instruction that stores the content of H and L register into the memory locations $2050_{\mathrm{H}}$ and $2051_{\mathrm{H}}$, respectively is
(A) SPHL $2050_{\mathrm{H}}$
(B) SPHL $2051_{\mathrm{H}}$
(C) SHLD $2050_{\mathrm{H}}$
(D) STAX $2050_{\mathrm{H}}$

MCQ 8.59 Assume that the N-channel MOSFET shown in the figure is ideal, and that its threshold voltage is +1.0 V the voltage $V_{a b}$ between nodes $a$ and $b$ is

(A) 5 V
(B) 2 V
(C) 1 V
(D) 0 V

MCQ 8.60 The digital circuit shown in the figure works as

(A) JK flip-flop
(B) Clocked RS flip-flop
(C) T flip-flop
(D) Ring counter

YEAR 2005 TWO MARKS

MCQ 8.61 The common emitter amplifier shown in the figure is biased using a 1 mA ideal current source. The approximate base current value is

(A) $0 \mu \mathrm{~A}$
(B) $10 \mu \mathrm{~A}$
(C) $100 \mu \mathrm{~A}$
(D) $1000 \mu \mathrm{~A}$

MCQ 8.62 Consider the inverting amplifier, using an ideal operational amplifier shown in the figure. The designer wishes to realize the input resistance seen by the small-signal source to be as large as possible, while keeping the voltage gain between -10 and -25 . The upper limit on $R_{F}$ is $1 \mathrm{M} \Omega$. The value of $R_{1}$ should be

(A) Infinity
(B) $1 \mathrm{M} \Omega$
(C) $100 \mathrm{k} \Omega$
(D) $40 \mathrm{k} \Omega$

MCQ 8.63 The typical frequency response of a two-stage direct coupled voltage amplifier is as shown in figure
(A)

(B)

(C)

(D)


MCQ 8.64 In the given figure, if the input is a sinusoidal signal, the output will appear as shown


MCQ 8.65 Select the circuit which will produce the given output $Q$ for the input signals $X_{1}$ and $X_{2}$ given in the figure

(A)

(B)

(C)

(D)


MCQ 8.66 If $X_{1}$ and $X_{2}$ are the inputs to the circuit shown in the figure, the output $Q$ is

(A) $\overline{X_{1}+X_{2}}$
(B) $\overline{X_{1} \cdot X_{2}}$
(C) $\overline{X_{1}} \cdot X_{2}$
(D) $X_{1} \cdot \overline{X_{2}}$

MCQ 8.67 In the figure, as long as $X_{1}=1$ and $X_{2}=1$, the output $Q$ remains

(A) at 1
(B) at 0
(C) at its initial value
(D) unstable

Data for Q. 68 and Q. 69 are given below. Solve the problems and choose the correct option.
Assume that the threshold voltage of the N-channel MOSFET shown in figure is +0.75 V . The output characteristics of the MOSFET are also shown



MCQ 8.68 The transconductance of the MOSFET is
(A) 0.75 ms
(B) 1 ms
(C) 2 ms
(D) 10 ms

GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
Published by: NODIA and COMPANY

MCQ 8.69 The voltage gain of the amplifier is
(A) +5
(B) -7.5
(C) +10
(D) -10

## YEAR 2004

ONE MARK
MCQ 8.70 The current through the Zener diode in figure is

(A) 33 mA
(B) 3.3 mA
(C) 2 mA
(D) 0 mA

MCQ 8.71 Two perfectly matched silicon transistor are connected as shown in figure. The value of the current $I$ is

(A) 0 mA
(B) 2.3 mA
(C) 4.3 mA
(D) 7.3 mA

MCQ 8.72 The feedback used in the circuit shown in figure can be classified as


GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
(A) shunt-series feedback
(B) shunt-shunt feedback
(C) series-shunt feedback
(D) series-series feedback

MCQ 8.73 The digital circuit using two inverters shown in figure will act as

(A) a bistable multi-vibrator
(B) an astable multi-vibrator
(C) a monostable multi-vibrator
(D) an oscillator

MCQ 8.74 The voltage comparator shown in figure can be used in the analog-to-digital conversion as

(A) a 1-bit quantizer
(B) a 2-bit quantizer
(C) a 4-bit quantizer
(D) a 8-bit quantizer

YEAR 2004
TWO MARKS
MCQ 8.75 Assuming that the diodes are ideal in figure, the current in diode $D_{1}$ is

(A) 9 mA
(B) 5 mA
(C) 0 mA
(D) -3 mA

MCQ 8.76 The trans-conductance $g_{\mathrm{m}}$ of the transistor shown in figure is 10 mS . The value of the input resistance $R_{i n}$ is

(A) $10.0 \mathrm{k} \Omega$
(B) $8.3 \mathrm{k} \Omega$
(C) $5.0 \mathrm{k} \Omega$
(D) $2.5 \mathrm{k} \Omega$

MCQ 8.77 The value of $R$ for which the PMOS transistor in figure will be biased in linear region is

(A) $220 \Omega$
(B) $470 \Omega$
(C) $680 \Omega$
(D) $1200 \Omega$

MCQ 8.78 In the active filter circuit shown in figure, if $\mathrm{Q}=1$, a pair of poles will be realized with $\omega_{0}$ equal to

(A) $1000 \mathrm{rad} / \mathrm{s}$
(B) $100 \mathrm{rad} / \mathrm{s}$
(C) $10 \mathrm{rad} / \mathrm{s}$
(D) $1 \mathrm{rad} / \mathrm{s}$

GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
Published by: NODIA and COMPANY

MCQ 8.79 The input resistance $R_{i n}=v_{x} / i_{x}$ of the circuit in figure is

(A) $+100 \mathrm{k} \Omega$
(B) $-100 \mathrm{k} \Omega$
(C) $+1 \mathrm{M} \Omega$
(D) $-1 \mathrm{M} \Omega$

MCQ 8.80 The simplified form of the Boolean expression $Y=(\bar{A} \cdot B C+D)(\bar{A} \cdot D+\bar{B} \cdot \bar{C})$ can be written as
(A) $\bar{A} \cdot D+\bar{B} \cdot \bar{C} \cdot D$
(B) $A D+B \cdot \bar{C} \cdot D$
(C) $(\bar{A}+D)(\bar{B} \cdot C+\bar{D})$
(D) $A \cdot \bar{D}+B C \cdot \bar{D}$

MCQ 8.81 A digit circuit which compares two numbers $A_{3} A_{2} A_{1} A_{0}$ and $B_{3} B_{2} B_{1} B_{0}$ is shown in figure. To get output $Y=0$, choose one pair of correct input numbers.

(A) 1010,1010
(B) 0101, 0101
(C) 0010, 0010
(D) 1010,1011

MCQ 8.82 The digital circuit shown in figure generates a modified clock pulse at the output. Choose the correct output waveform from the options given below.


GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
Published by: NODIA and COMPANY

(A)

(B)

(C)

(D)


MCQ 8.83 If the following program is executed in a microprocessor, the number of instruction cycle it will take from START to HALT is
START MVI A, 14H ; Move 14 H to register A SHIFT RLC ; Rotate left without carry JNZ SHIFT ; Jump on non-zero to SHIFT HALT
(A) 4
(B) 8
(C) 13
(D) 16

MCQ 8.84 In the Schmitt trigger circuit shown in figure, if $V_{C E(\text { sat })}=0.1 \mathrm{~V}$, the output logic low level ( $V_{O L}$ ) is


GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
Published by: NODIA and COMPANY
(A) 1.25 V
(B) 1.35 V
(C) 2.50 V
(D) 5.00 V

YEAR 2003
ONE MARK
MCQ 8.85 The variation of drain current with gate-to-source voltage ( $I_{D}-V_{G S}$ characteristic) of a MOSFET is shown in figure. The MOSFET is

(A) an n-channel depletion mode device
(B) an n-channel enhancement mode device
(C) an p-channel depletion mode device
(D) an p-channel enhancement mode device

MCQ 8.86 In the circuit of figure, assume that the transistor has $h_{f e}=99$ and $V_{B E}=0.7$ V . The value of collector current $I_{C}$ of the transistor is approximately

(A) $[3.3 / 3.3] \mathrm{mA}$
(B) $[3.3 /(3.3+3.3)] \mathrm{mA}$
(C) $[3.3 / .33] \mathrm{mA}$
(D) $[3.3(33+3.3)] \mathrm{mA}$

MCQ 8.87 For the circuit of figure with an ideal operational amplifier, the maximum phase shift of the output $v_{\text {out }}$ with reference to the input $v_{\text {in }}$ is


GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
Published by: NODIA and COMPANY
(A) $0^{\circ}$
(B) $-90^{\circ}$
(C) $+90^{\circ}$
(D) $\pm 180^{\circ}$

MCQ 8.88 Figure shows a 4 to 1 MUX to be used to implement the sum $S$ of a 1-bit full adder with input bits $P$ and $Q$ and the carry input $C_{i n}$. Which of the following combinations of inputs to $I_{0}, I_{1}, I_{2}$ and $I_{3}$ of the MUX will realize the sum $S$ ?

(A) $I_{0}=I_{1}=C_{i n} ; I_{2}=I_{3}=\bar{C}_{\text {in }}$
(B) $I_{0}=I_{1}=\bar{C}_{i n} ; I_{2}=I_{3}=C_{i n}$
(C) $I_{0}=I_{3}=C_{i n} ; I_{1}=I_{2}=\bar{C}_{i n}$
(D) $I_{0}=I_{3}=\bar{C}_{i n} ; I_{1}=I_{2}=C_{i n}$

MCQ 8.89 When a program is being executed in an 8085 microprocessor, its Program Counter contains
(A) the number of instructions in the current program that have already been executed
(B) the total number of instructions in the program being executed.
(C) the memory address of the instruction that is being currently executed
(D) the memory address of the instruction that is to be executed next

MCQ 8.90 For the n-channel enhancement MOSFET shown in figure, the threshold voltage $V_{t h}=2 \mathrm{~V}$. The drain current $I_{D}$ of the MOSFET is 4 mA when the drain resistance $R_{D}$ is $1 \mathrm{k} \Omega$.If the value of $R_{D}$ is increased to $4 \mathrm{k} \Omega$, drain current $I_{D}$ will become

(A) 2.8 mA
(B) 2.0 mA
(C) 1.4 mA
(D) 1.0 mA

GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia

MCQ 8.91 Assuming the operational amplifier to be ideal, the gain $v_{\text {out }} / v_{\text {in }}$ for the circuit shown in figure is

(A) -1
(B) -20
(C) -100
(D) -120

MCQ 8.92 A voltage signal $10 \sin \omega t$ is applied to the circuit with ideal diodes, as shown in figure, The maximum, and minimum values of the output waveform $V_{\text {out }}$ of the circuit are respectively

(A) +10 V and -10 V
(B) +4 V and -4 V
(C) +7 V and -4 V
(D) +4 V and -7 V

MCQ 8.93 The circuit of figure shows a 555 Timer IC connected as an astable multivibrator. The value of the capacitor $C$ is 10 nF . The values of the resistors $R_{A}$ and $R_{B}$ for a frequency of 10 kHz and a duty cycle of 0.75 for the output voltage waveform are

(A) $R_{A}=3.62 \mathrm{k} \Omega, R_{B}=3.62 \mathrm{k} \Omega$
(B) $R_{A}=3.62 \mathrm{k} \Omega, R_{B}=7.25 \mathrm{k} \Omega$
(C) $R_{A}=7.25 \mathrm{k} \Omega, R_{B}=3.62 \mathrm{k} \Omega$
(D) $R_{A}=7.25 \mathrm{k} \Omega, R_{B}=7.25 \mathrm{k} \Omega$

MCQ 8.94 The boolean expression $\bar{X} Y \bar{Z}+\overline{X Y} Z+X Y \bar{Z}+X \bar{Y} Z+X Y Z$ can be simplified to
(A) $X \bar{Z}+\bar{X} Z+Y Z$
(B) $X Y+\bar{Y} Z+Y \bar{Z}$
(C) $\bar{X} Y+Y Z+X Z$
(D) $\overline{X Y}+Y \bar{Z}+\bar{X} Z$

MCQ 8.95 The shift register shown in figure is initially loaded with the bit pattern 1010. Subsequently the shift register is clocked, and with each clock pulse the pattern gets shifted by one bit position to the right. With each shift, the bit at the serial input is pushed to the left most position (msb). After how many clock pulses will the content of the shift register become 1010 again ?

(A) 3
(B) 7
(C) 11
(D) 15

MCQ 8.96 An X-Y flip-flop, whose Characteristic Table is given below is to be implemented using a J-K flip flop

| $X$ | $Y$ | $Q_{n+1}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | $Q_{n}$ |
| 1 | 0 | $\bar{Q}_{n}$ |
| 1 | 1 | 0 |

(A) $J=X, K=\bar{Y}$
(B) $J=\bar{X}, K=Y$
(C) $J=Y, K=\bar{X}$
(D) $J=\bar{Y}, K=X$

MCQ 8.97 A memory system has a total of 8 memory chips each with 12 address lines and 4 data lines, The total size of the memory system is
(A) 16 kbytes
(B) 32 kbytes
(C) 48 kbytes
(D) 64 kbytes

MCQ 8.98 The following program is written for an 8085 microprocessor to add two bytes located at memory addresses 1FFE and 1FFF
LXI H, 1FFE
MOV B, M
INR L
MOV A, M
ADD B
INR L
MOV M, A
XOR A
On completion of the execution of the program, the result of addition is found
(A) in the register A
(B) at the memory address 1000
(C) at the memory address 1F00
(D) at the memory address 2000

## YEAR 2002

ONE MARK
MCQ 8.99 The frequency of the clock signal applied to the rising edge triggered D-flipflop shown in Figure is 10 kHz . The frequency of the signal available at Q is.

(A) 10 kHz
(B) 2.5 kHz
(C) 20 kHz
(D) 5 kHz

MCQ 8.100 The forward resistance of the diode shown in Figure is $5 \Omega$ and the remaining parameters are same at those of an ideal diode. The dc component of the source current is

(A) $\frac{V_{m}}{50 \pi}$
(B) $\frac{V_{m}}{50 \pi \sqrt{2}}$
(C) $\frac{V_{m}}{100 \pi \sqrt{2}}$
(D) $\frac{2 V_{m}}{50 \pi}$

MCQ 8.101 The cut-in voltage of both zener diode $D_{Z}$ and diode $D$ shown in Figure is 0.7 V , while break-down voltage of $D_{Z}$ is 3.3 V and reverse break-down voltage of $D$ is 50 V . The other parameters can be assumed to be the same
as those of an ideal diode. The values of the peak output voltage $\left(V_{o}\right)$ are

(A) 3.3 V in the positive half cycle and 1.4 V in the negative half cycle.
(B) 4 V in the positive half cycle and 5 V in the negative half cycle.
(C) 3.3 V in both positive and negative half cycles.
(D) 4 V in both positive and negative half cycle

MCQ 8.102 The logic circuit used to generate the active low chip select $(\overline{C S})$ by an 8085 microprocessor to address a peripheral is shown in Figure. The peripheral will respond to addresses in the range.

(A) E000-EFFF
(B) 000E-FFFE
(C) 1000-FFFF
(D) 0001-FFF1

YEAR 2002
TWO MARKS
MCQ 8.103 A first order, low pass filter is given with $R=50 \Omega$ and $C=5 \mu \mathrm{~F}$. What is the frequency at which the gain of the voltage transfer function of the filter is 0.25 ?
(A) 4.92 kHz
(B) 0.49 kHz
(C) 2.46 kHz
(D) 24.6 kHz

MCQ 8.104 The output voltage $\left(v_{o}\right)$ of the Schmitt trigger shown in Figure swings between +15 V and -15 V . Assume that the operational amplifier is ideal. The output will change from +15 V to -15 V when the instantaneous value of the input sine wave is


GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
(A) 5 V in the positive slope only
(B) 5 V in the negative slope only
(C) 5 V in the positive and negative slopes
(D) 3 V in the positive and negative slopes.

MCQ 8.105 For the circuit shown in Figure, the boolean expression for the output $Y$ in terms of inputs $P, Q, R$ and $S$ is

(A) $\bar{P}+\bar{Q}+\bar{R}+\bar{S}$
(B) $P+Q+R+S$
(C) $(\bar{P}+\bar{Q})(\bar{R}+\bar{S})$
(D) $(P+Q)(R+S)$

## Common Data Questions Q.106-108*

For the circuit shown in Figure, $I_{E}=1 \mathrm{~mA}, \beta=99$ and $\mathrm{V}_{B E}=0.7 \mathrm{~V}$


MCQ 8.106 The current through $R_{C}$ is
(A) 0.99 mA
(B) 1.1 mA
(C) 1.20 mA
(D) 1 mA

MCQ 8.107 Output voltage $V_{0}$ will be
(A) 16.1 Volt
(B) 14 Volt
(C) 13.9 Volt
(D) None of these

MCQ 8.108 Value of resistance $R_{F}$ is
(A) $110.9 \mathrm{k} \Omega$
(B) $124.5 \mathrm{k} \Omega$
(C) $130.90 \mathrm{k} \Omega$
(D) None of these

## Common data question Q.95-97*.

The following network is used as a feedback circuit in an oscillator shown in figure to generate sinusoidal oscillations. Assuming that the operation amplifier is ideal.
given that $R=10 \mathrm{k} \Omega$ and $C=100 \mathrm{pF}$


MCQ 8.109 The transfer function $\frac{V_{y}}{V_{x}}$ of the first network is
(A) $\frac{j \omega C R}{\left(1-\omega^{2} R^{2} C^{2}\right)+j 3 \omega C R}$
(B) $\frac{j \omega C R}{\left(1-\omega^{2} R^{2} C^{2}\right)+j 2 \omega C R}$
(C) $\frac{j \omega C R}{1+j 3 \omega C R}$
(D) $\frac{j \omega C R}{1+j 2 \omega C R}$

MCQ 8.110 The frequency of oscillation will be
(A) $\frac{1}{R C}$
(B) $\frac{1}{2 R C}$
(C) $\frac{1}{4 R C}$
(D) None of these

MCQ 8.111 Value of $R_{F}$ is
(A) $1 \mathrm{k} \Omega$
(B) $4 \mathrm{k} \Omega$
(C) $2 \mathrm{k} \Omega$
(D) $8 \mathrm{k} \Omega$

MCQ 8.112 *The ripple counter shown in figure is made up of negative edge triggered J-K flip-flops. The signal levels at $J$ and $K$ inputs of all the flip flops are maintained at logic 1. Assume all the outputs are cleared just prior to applying the clock signal.
module no. of the counter is:

(A) 7
(B) 5
(C) 4
(D) 8

MCQ 8.113 *In Figure, the ideal switch $S$ is switched on and off with a switching frequency $f=10 \mathrm{kHz}$. The switching time period is $T=t_{\text {ON }}+t_{\text {OFF }} \mu \mathrm{s}$. The circuit is operated in steady state at the boundary of continuous and discontinuous conduction, so that the inductor current $i$ is as shown in Figure. Values of the on-time $t_{O N}$ of the switch and peak current $i_{p}$. are


(A) $63.33 \mu \mathrm{sec}, 63.33 \mathrm{~A}$
(B) $63.33 \mu \mathrm{sec}, 63.33 \mu \mathrm{~A}$
(C) $66.66 \mu \mathrm{sec}, 66.66 \mathrm{~mA}$
(D) none of these

## Common Data Questions Q.114-115*

In the circuit shown in Figure, the source $I$ is a dc current source. The switch $S$ is operated with a time period $T$ and a duty ratio $D$. You may assume
that the capacitance $C$ has a finite value which is large enough so that the voltage. $V_{C}$ has negligible ripple, calculate the following under steady state conditions, in terms of $D, I$ and $R$



MCQ 8.114 The voltage $V_{c}$, with the polarity shown in Figure,
(A) $\frac{I}{C}$
(B) $\frac{I}{C}(1-D T)$
(C) $\frac{I}{C}(1-D) T$
(D) $-\frac{I}{C} T$

MCQ 8.115 The average output voltage $\mathrm{V}_{0}$, with the polarity shown in figure
(A) $-\frac{I}{C} T$
(B) $-\frac{I}{2 C} D^{2} T$
(C) $\frac{I}{2 C}(1-D T)$
(D) $\frac{I}{2 C}(1-D) T$

YEAR 2001
ONE MARK
MCQ 8.116 In the single-stage transistor amplifier circuit shown in Figure, the capacitor $C_{E}$ is removed. Then, the ac small-signal mid-band voltage gain of the amplifier

(A) increase
(B) decreases
(C) is unaffected
(D) drops to zero

MCQ 8.117 Among the following four, the slowest ADC (analog-to-digital converter) is (A) parallel-comparator (i.e. flash) type
(B) successive approximation type
(C) integrating type
(D) counting type

MCQ 8.118 The output of a logic gate is " 1 " when all its inputs are at logic " 0 ". The gate is either
(A) a NAND or an EX-OR gate
(B) a NOR or an EX-OR gate
(C) an AND or an EX-NOR gate
(D) a NOR or an EX-NOR gate

MCQ 8.119 The output $f$ of the 4 -to-1 MUX shown in Figure is

(A) $\overline{x y}+x$
(B) $x+y$
(C) $\bar{x}+\bar{y}$
(D) $x y+\bar{x}$

MCQ 8.120 An op-amp has an open-loop gain of $10^{5}$ and an open-loop upper cut-off frequency of 10 Hz . If this op-amp is connected as an amplifier with a closedloop gain of 100 , then the new upper cut-off frequency is
(A) 10 Hz
(B) 100 Hz
(C) 10 kHz
(D) 100 kHz

YEAR 2001
TWO MARKS
MCQ 8.121 For the oscillator circuit shown in Figure, the expression for the time period of oscillation can be given by (where $\tau=R C$ )


GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
Published by: NODIA and COMPANY
(A) $\tau \ln 3$
(B) $2 \tau \ln 3$
(C) $\tau \ln 2$
(D) $2 \tau \ln 2$

MCQ 8.122 An Intel 8085 processor is executing the program given below.
MVI A, 10 H
MVI B, 10 H
BACK: NOP
ADD B
RLC
INC BACK
HLT
The number of times that the operation NOP will be executed is equal to
(A) 1
(B) 2
(C) 3
(D) 4

MCQ 8.123 A sample-and-hold $(\mathrm{S} / \mathrm{H})$ circuit, having a holding capacitor of 0.1 nF , is used at the input of an ADC (analog-to-digital converter). The conversion time of the ADC is $1 \mu \mathrm{sec}$, and during this time, the capacitor should not loose more than $0.5 \%$ of the charge put across it during the sampling time. The maximum value of the input signal to the $\mathrm{S} / \mathrm{H}$ circuit is 5 V . The leakage current of the $\mathrm{S} / \mathrm{H}$ circuit should be less than
(A) 2.5 mA
(B) 0.25 mA
(C) $25.0 \mu \mathrm{~A}$
(D) $2.5 \mu \mathrm{~A}$

MCQ 8.124 An op-amp, having a slew rate of $62.8 \mathrm{~V} / \mu \mathrm{sec}$, is connected in a voltage follower configuration. If the maximum amplitude of the input sinusoidal is 10 V , then the minimum frequency at which the slew rate limited distortion would set in at the output is
(A) 1.0 MHz
(B) 6.28 MHz
(C) 10.0 MHz
(D) 62.8 MHz

MCQ 8.125 An n-channel JFET, having a pinch off voltage $\left(V_{p}\right)$ of -5 V , shows a transconductance $\left(\mathrm{g}_{\mathrm{m}}\right)$ of $1 \mathrm{~mA} / \mathrm{V}$ when the applied gate -to-source voltage $\left(V_{G S}\right)$ is -3 V . Its maximum transconductance (in $\mathrm{mA} / \mathrm{V}$ ) is
(A) 1.5
(B) 2.0
(C) 2.5
(D) 3.0

MCQ 8.126 *The circuit shown in the figure is a MOD- $N$ ring counter. Value of $N$ is
(assume initial state of the counter is 1110 i.e. $Q_{3} Q_{2} Q_{1} Q_{0}=1110$ ).

(A) 4
(B) 15
(C) 7
(D) 6

MCQ 8.127 *For the op-amp circuit shown in Figure, determine the output voltage $v_{o}$. Assume that the op-amps are ideal.

(A) $-\frac{8}{7}$ V
(B) $-\frac{20}{7}$ V
(C) -10 V
(D) None of these

## Common Data Questions Q.128-129*.

The transistor in the amplifier circuit shown in Figure is biased at $I_{C}=1 \mathrm{~mA}$ Use $V_{T}=k T / q=26 \mathrm{mV}, \beta_{0}=200, r_{b}=0$, and $r_{0} \rightarrow \infty$


GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
Published by: NODIA and COMPANY

MCQ 8.128 Small-signal mid-band voltage gain $v_{o} / v_{i}$ is
(A) -8
(B) 38.46
(C) -6.62
(D) -1

MCQ 8.129 What is the required value of $C_{E}$ for the circuit to have a lower cut-off frequency of 10 Hz
(A) 0.15 mF
(B) 1.59 mF
(C) $5 \mu \mathrm{~F}$
(D) $10 \mu \mathrm{~F}$

## Common Data Questions Q.130-131*

For the circuit shown in figure


MCQ 8.130 The circuit shown is a
(A) Low pass filter
(B) Band pass filter
(C) Band Reject filter
(D) High pass filter

MCQ 8.131 If the above filter has a 3 dB frequency of 1 kHz , a high frequency input resistance of $100 \mathrm{k} \Omega$ and a high frequency gain of magnitude 10. Then values of $R_{1}, R_{2}$ and $C$ respectively are :-
(A) $100 \mathrm{k} \Omega, 1000 \mathrm{k} \Omega, 15.9 \mathrm{nF}$
(B) $10 \mathrm{k} \Omega, 100 \mathrm{k} \Omega, 0.11 \mu \mathrm{~F}$
(C) $100 \mathrm{k} \Omega, 1000 \mathrm{k} \Omega, 15.9 \mathrm{nF}$
(D) none of these

## SOLUTION

SOL 8.1 Option (A) is correct.
Prime implicants are the terms that we get by solving K-map


SOL 8.2 Option (D) is correct.
Let $v>0.7 \mathrm{~V}$ and diode is forward biased. Applying Kirchoff's voltage law

$$
\begin{aligned}
10-i \times 1 \mathrm{k}-v & =0 \\
10-\left[\frac{v-0.7}{500}\right](1000)-v & =0 \\
10-(v-0.7) \times 2-v & =0 \\
v & =\frac{11.4}{3}=3.8 \mathrm{~V}>0.7 \quad \text { (Assumption is true) }
\end{aligned}
$$

So,

$$
i=\frac{v-0.7}{500}=\frac{3.8-0.7}{500}=6.2 \mathrm{~mA}
$$

SOL 8.3 Option (B) is correct.

$Y=1$, when $A>B$

$$
A=a_{1} a_{0}, B=b_{1} b_{0}
$$

| $a_{1}$ | $a_{0}$ | $b_{1}$ | $b_{0}$ | $Y$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |

Total combination $=6$

SOL 8.4 Option (A) is correct.
The given circuit is


Condition for the race-around
It occurs when the output of the circuit ( $Y_{1}, Y_{2}$ ) oscillates between ' 0 ' and ' 1 ' checking it from the options.

1. Option (A): When $C L K=0$

Output of the NAND gate will be $A_{1}=B_{1}=\overline{0}=1$. Due to these input to the next NAND gate, $Y_{2}=\overline{Y_{1} \cdot 1}=\bar{Y}_{1}$ and $Y_{1}=\overline{Y_{2} \cdot 1}=\overline{Y_{2}}$.
If $Y_{1}=0, \quad Y_{2}=\bar{Y}_{1}=1$ and it will remain the same and doesn't oscillate.
If $Y_{2}=0, \quad Y_{1}=\bar{Y}_{2}=1$ and it will also remain the same for the clock period. So, it won't oscillate for $C L K=0$.
So, here race around doesn't occur for the condition $C L K=0$.
2. Option (C): When $C L K=1, A=B=1$

$$
A_{1}=B_{1}=0 \text { and so } Y_{1}=Y_{2}=1
$$

And it will remain same for the clock period. So race around doesn't occur for the condition.
3. Option (D): When $C L K=1, A=B=0$

So, $\quad A_{1}=B_{1}=1$
And again as described for Option (B) race around doesn't occur for the condition.
So, Option (A) will be correct.

SOL 8.5 Option (D) is correct.
DC Analysis :


Using KVL in input loop,

$$
\begin{align*}
V_{C}-100 I_{B}-0.7 & =0 \\
V_{C} & =100 I_{B}+0.7  \tag{i}\\
I_{C} & \simeq I_{E}=\frac{13.7-V_{C}}{12 k}=(\beta+1) I_{B} \\
\frac{13.7-V_{C}}{12 \times 10^{3}} & =100 I_{B} \tag{ii}
\end{align*}
$$

Solving equation (i) and (ii),

$$
I_{B}=0.01 \mathrm{~mA}
$$

## Small Signal Analysis :

Transforming given input voltage source into equivalent current source.


This is a shunt-shunt feedback amplifier.
Given parameters,

$$
\begin{aligned}
r_{\pi} & =\frac{V_{T}}{I_{B}}=\frac{25 \mathrm{mV}}{0.01 \mathrm{~mA}}=2.5 \mathrm{k} \Omega \\
g_{m} & =\frac{\beta}{r_{\pi}}=\frac{100}{2.5 \times 1000}=0.04 \mathrm{~s}
\end{aligned}
$$

Writing KCL at output node

$$
\begin{aligned}
\frac{v_{0}}{R_{C}}+g_{m} v_{\pi}+\frac{v_{0}-v_{\pi}}{R_{F}} & =0 \\
v_{0}\left[\frac{1}{R_{C}}+\frac{1}{R_{F}}\right]+v_{\pi}\left[g_{m}-\frac{1}{R_{F}}\right] & =0
\end{aligned}
$$

Substituting $R_{C}=12 \mathrm{k} \Omega, R_{F}=100 \mathrm{k} \Omega, g_{m}=0.04 \mathrm{~s}$

$$
\begin{align*}
v_{0}\left(9.33 \times 10^{-5}\right)+v_{\pi}(0.04) & =0 \\
v_{0} & =-428.72 V_{\pi} \tag{i}
\end{align*}
$$

Writing KCL at input node

$$
\begin{aligned}
\frac{v_{i}}{R_{s}} & =\frac{v_{\pi}}{R_{s}}+\frac{v_{\pi}}{r_{\pi}}+\frac{v_{\pi}-v_{o}}{R_{F}}=v_{\pi}\left[\frac{1}{R_{s}}+\frac{1}{r_{\pi}}+\frac{1}{R_{F}}\right]-\frac{v_{0}}{R_{F}} \\
& =v_{\pi}\left(5.1 \times 10^{-4}\right)-\frac{v_{0}}{R_{F}}
\end{aligned}
$$

Substituting $V_{\pi}$ from equation (i)

$$
\begin{aligned}
\frac{v_{i}}{R_{s}} & =\frac{-5.1 \times 10^{-4}}{428.72} v_{0}-\frac{v_{0}}{R_{F}} \\
\frac{v_{i}}{10 \times 10^{3}} & =-1.16 \times 10^{-6} v_{0}-1 \times 10^{-5} v_{0} R_{s}=10 \mathrm{k} \Omega \text { (source resistance) }
\end{aligned}
$$

$$
\begin{aligned}
\frac{v_{i}}{10 \times 10^{3}} & =-1.116 \times 10^{-5} \\
\qquad\left|A_{v}\right| & =\left|\frac{v_{0}}{v_{i}}\right|=\frac{1}{10 \times 10^{3} \times 1.116 \times 10^{-5}} \simeq 8.96
\end{aligned}
$$

SOL 8.6 Option (D) is correct.
Let $Q_{n+1}$ is next state and $Q_{n}$ is the present state. From the given below figure.

$$
\begin{array}{rlr}
D & =Y=\bar{A} X_{0}+A X_{1} & \\
Q_{n+1} & =D=\bar{A} X_{0}+A X_{1} & \\
Q_{n+1} & =\bar{A} \overline{Q_{n}}+A Q_{n} & X_{0}=\bar{Q}, X_{1}=Q \\
\text { If } A=0, & \begin{array}{l}
Q_{n+1}
\end{array}=\overline{Q_{n}} & \text { (toggle of previous state) } \\
\text { If } A=1, & Q_{n+1} & =Q_{n}
\end{array}
$$

If $A=1$,
So state diagram is


SOL 8.7 Option (B) is correct.
First we obtain the transfer function.


The filter passes high frequencies so it is a high pass filter.

$$
\begin{aligned}
H(j \omega) & =\frac{V_{o}}{V_{i}}=\frac{-R_{2}}{R_{1}-j \frac{1}{\omega C}} \\
|H(\infty)| & =\left|\frac{-R_{2}}{R_{1}}\right|=\frac{R_{2}}{R_{1}}
\end{aligned}
$$

At 3 dB frequency, gain will be $\sqrt{2}$ times of maximum gain $[H(\infty)]$

$$
\left|H\left(j \omega_{0}\right)\right|=\frac{1}{\sqrt{2}}|H(\infty)|
$$

So, $\quad \frac{R_{2}}{\sqrt{R_{1}^{2}+\frac{1}{\omega_{0}^{2} C^{2}}}}=\frac{1}{\sqrt{2}}\left(\frac{R_{2}}{R_{1}}\right)$

$$
\begin{aligned}
2 R_{1}^{2} & =R_{1}^{2}+\frac{1}{\omega_{0}^{2} C^{2}} \Rightarrow R_{1}^{2}=\frac{1}{\omega^{2} C^{2}} \\
\omega_{0} & =\frac{1}{R_{1} C}
\end{aligned}
$$

SOL 8.8 Option (D) is correct.


So, it will act as a Band pass filter.

SOL 8.9 Option (D) is correct.


The first half of the circuit is a differential amplifier (negative feedback)

$$
V_{a}=-\left(V_{i}\right)
$$

Second op-amp has a positive feedback, so it acts as an schmitt trigger.
Since

$$
V_{a}=-V_{i} \text { this is a non-inverting schmitt trigger. }
$$

Threshold value

$$
\begin{aligned}
& V_{T H}=\frac{12}{2}=6 \mathrm{~V} \\
& V_{T L}=-6 \mathrm{~V}
\end{aligned}
$$

SOL 8.10 Option (A) is correct.

$$
\begin{aligned}
& X \longrightarrow-Y \\
& \qquad \begin{aligned}
Y & =X \oplus \bar{X} \\
& =X \overline{\bar{X}}+\overline{X X} \\
& =X X+\bar{X} \bar{X} \\
& =X+\bar{X}=1
\end{aligned}
\end{aligned}
$$

SOL 8.11 Option (C) is correct.
LXI D, DISP
LP : CALL SUB
$\mathrm{LP}+3$
When CALL SUB is executed LP +3 value is pushed(inserted) in the stack.
POP H $\quad \Rightarrow H L=L P+3$
$\mathrm{DAD} \mathrm{D} \quad \Rightarrow H L=H L+D E$

$$
=L P+3+D E
$$

PUSH H $\quad \Rightarrow$ The last two value of the stack will be HL value i.e, $L P+D I S P+3$

SOL 8.12 Option (D) is correct.
Zener Diode is used as stabilizer.
The circuit is assumed to be as


We can see that both BE and BC Junction are forwarded biased. So the BJT is operating in saturation.
Collector current $I_{C}=\frac{12-0.2}{2.2 k}=5.36 \mathrm{~mA}$
Note:- In saturation mode $I_{C} \not \neq \beta I_{B}$

SOL 8.13 Option (C) is correct.
The characteristics equation of the JK flip-flop is

$$
Q_{\mathrm{n}+1}=J \bar{Q}_{n}+\bar{K} Q_{n} \quad Q_{n+1} \text { is the next state }
$$

From figure it is clear that

$$
J=\overline{Q_{B}} ; K=Q_{B}
$$

The output of JK flip flop

$$
Q_{A(n+1)}=\overline{Q_{B}} \overline{Q_{A}}+\overline{Q_{B}} Q_{A}=\overline{Q_{B}}\left(\overline{Q_{A}}+Q_{A}\right)=\overline{Q_{B}}
$$

Output of T flip-flop

$$
Q_{B(\mathrm{n}+1)}=\bar{Q}_{A}
$$

| Clock pulse | $Q_{A}$ | $Q_{B}$ | $Q_{A(n+1)}$ | $Q_{B(n+1)}$ |
| :---: | :---: | :---: | :---: | :---: |
| Initially $\left(t_{n}\right)$ | 1 | 0 | 1 | 0 |
| $t_{n}+1$ | 1 | 0 | 1 | 0 |
| $t_{n}+2$ | 1 | 0 | 1 | 0 |
| $t_{n}+3$ | 1 | 0 | 1 | 0 |

SOL 8.14 Option (C) is correct.
We can obtain three operating regions depending on whether the Zener and PN diodes are forward biased or reversed biased.

1. $v_{i} \leq-0.7 \mathrm{~V}$, zener diode becomes forward biased and diode $D$ will be off so the equivalent circuit looks like


The output $\quad v_{o}=-0.7 \mathrm{~V}$
2 . When $-0.7<v_{i} \leq 5.7$, both zener and diode $D$ will be off. The circuit is


Output follows input i.e $v_{o}=v_{i}$
Note that zener goes in reverse breakdown(i.e acts as a constant battery) only when difference between its p-n junction voltages exceeds 10 V .
3 . When $v_{i}>5.7 \mathrm{~V}$, the diode $D$ will be forward biased and zener remains off, the equivalent circuit is


$$
v_{o}=5+0.7=5.7 \mathrm{~V}
$$

SOL 8.15 Option (B) is correct.
Since the op-amp is ideal

$$
v_{+}=v_{-}=+2 \text { volt }
$$

By writing node equation

$$
\frac{v_{-}-0}{R}+\frac{v_{-}-v_{o}}{2 R}=0
$$

$$
\begin{aligned}
\frac{2}{R}+\frac{\left(2-v_{o}\right)}{2 R} & =0 \\
4+2-v_{o} & =0 \\
v_{o} & =6 \mathrm{volt}
\end{aligned}
$$

SOL 8.16 Option (B) is correct.
Given circuit is,


We can observe that diode $D_{2}$ is always off, whether $D_{1}$, is on or off. So equivalent circuit is.

$D_{1}$ is ON in this condition and

$$
\begin{aligned}
V_{0} & =\frac{10}{10+10} \times 10 \\
& =5 \text { volt }
\end{aligned}
$$

SOL 8.17 Option (A) is correct.
By writing KVL equation for input loop (Base emitter loop)

$$
\begin{equation*}
10-(10 \mathrm{k} \Omega) I_{B}-V_{B E}-V_{0}=0 \tag{1}
\end{equation*}
$$

Emitter current $I_{E}=\frac{V_{0}}{100}$

So,

$$
\begin{aligned}
I_{C} & \simeq I_{E}=\beta I_{B} \\
\frac{V_{0}}{100} & =100 I_{B} \\
I_{B} & =\frac{V_{0}}{10 \times 10^{3}}
\end{aligned}
$$

Put $I_{B}$ into equation (1)

$$
\begin{aligned}
10-\left(10 \times 10^{3}\right) \frac{V_{0}}{10 \times 10^{3}}-0.7-V_{0} & =0 \\
9.3-2 V_{0} & =0 \\
\Rightarrow \quad V_{0} & =\frac{9.3}{2}=4.65 \mathrm{~A}
\end{aligned}
$$

SOL 8.18 Option (A) is correct.
The circuit is


Output $Y$ is written as

$$
Y=X \oplus B
$$

Since each gate has a propagation delay of 10 ns .


SOL 8.19 Option (D) is correct.
CALL, Address performs two operations
(1) PUSH PC $\quad \Rightarrow$ Save the contents of PC (Program Counter) into stack.

$$
\begin{aligned}
\mathrm{SP} & =\mathrm{SP}-2(\text { decrement }) \\
((\mathrm{SP})) & \leftarrow(\mathrm{PC})
\end{aligned}
$$

(2) Addr stored in PC.

$$
(\mathrm{PC}) \leftarrow \mathrm{Addr}
$$

SOL 8.20 Option (B) is correct.
Function $F$ can be minimized by grouping of all 1's in K-map as following.


$$
F=\bar{X} \bar{Y}+Y Z
$$

SOL 8.21 Option (D) is correct.
Since $F=\bar{X} \bar{Y}+Y Z$
In option (D)


SOL 8.22 Option (A) is correct.
Figure shows current characteristic of diode during switching.

SOL 8.23 Option (B) is correct.
The increasing order of speed is as following
Magnetic tape $>$ CD-ROM $>$ Dynamic RAM $>$ Cache Memory $>$ Processor register

SOL 8.24 Option (B) is correct.
Equivalent circuit of given amplifier


GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
Published by: NODIA and COMPANY

Feedback samples output voltage and adds a negative feedback voltage ( $v_{f b}$ ) to input.
So, it is a voltage-voltage feedback.

SOL 8.25 Option () is correct.
NOR and NAND gates considered as universal gates.

SOL 8.26 Option (A) is correct.
Let voltages at positive and negative terminals of op-amp are $V_{+}$and $V_{-}$ respectively, then

$$
V_{+}=V_{-}=V_{s} \text { (ideal op-amp) }
$$

In the circuit we have,

$$
\begin{aligned}
\frac{V_{-}-0}{\left(\frac{1}{C s}\right)}+\frac{V_{-}-V_{0}(s)}{R} & =0 \\
(R C s) V_{-}+V_{-}-V_{0}(s) & =0 \\
(1+R C s) V_{s} & =V_{0}(s)
\end{aligned}
$$

Similarly current $I_{s}$ is, $\quad I_{s}=\frac{V_{s}-V_{0}}{R}$

$$
\begin{aligned}
I_{s} & =\frac{R C s}{R} V_{s} \\
I_{s} & =j \omega C V_{s} \\
I_{s} & =\left|\omega C V_{s}\right| \angle+90^{\circ} \\
\left|I_{s}\right| & =2 \pi f \times 10 \times 10^{-6} \times 10 \\
\left|I_{s}\right| & =2 \times \pi \times 50 \times 10 \times 10^{-6} \times 10 \\
\left|I_{s}\right| & =10 \pi \mathrm{~mA}, \text { leading by } 90^{\circ}
\end{aligned}
$$

SOL 8.27 Option (D) is correct.
Input and output power of a transformer is same

$$
P_{\text {in }}=P_{\text {out }}
$$

for emitter follower,

$$
\begin{aligned}
\operatorname{voltage} \text { gain }\left(\mathrm{A}_{v}\right) & =1 \\
\operatorname{current} \text { gain }\left(A_{i}\right) & >1 \\
\operatorname{Power}\left(P_{\text {out }}\right) & =A_{v} A_{i} P_{\text {in }}
\end{aligned}
$$

Since emitter follower has a high current gain so $P_{\text {out }}>P_{\text {in }}$

SOL 8.28 Option (D) is correct.
For the given instruction set,

$$
\text { XRA } A \Rightarrow \text { XOR } A \text { with } A \Rightarrow \mathrm{~A}=0
$$

MVI $B, \mathrm{~F} 0 \mathrm{H} \Rightarrow B=\mathrm{F} 0 \mathrm{H}$

$$
\begin{aligned}
\text { SUB } B \Rightarrow A & =A-B \\
A & =00000000 \\
B & =11110000 \\
2 \text { 's complement of }(-B) & =\underline{00010000} \\
A+(-B)=A-B & =00010000 \\
& =10 \mathrm{H}
\end{aligned}
$$

SOL 8.29 Option (D) is correct.
This is a schmitt trigger circuit, output can takes two states only.

$$
\begin{aligned}
V_{O H} & =+6 \text { volt } \\
V_{O L} & =-3 \text { volt }
\end{aligned}
$$

Threshold voltages at non-inverting terminals of op-amp is given as

$$
\begin{aligned}
\frac{V_{T H}-6}{2}+\frac{V_{T H}-0}{1} & =0 \\
3 V_{T H}-6 & =0 \\
V_{T H} & =2 \mathrm{~V} \quad \text { (Upper threshold) }
\end{aligned}
$$

Similarly

$$
\begin{aligned}
& \frac{V_{T L}-(-3)}{2}+\frac{V_{T L}}{1}=0 \\
& 3 V_{T L}+3=0 \\
& V_{T L}=-1 \mathrm{~V} \text { (Lower threshold) } \\
& \text { For } \quad \begin{aligned}
V_{i n}<2 \text { Volt, }, V_{0} & =+6 \text { Volt } \\
V_{i n}>2 \text { Volt, } V_{0} & =-3 \text { Volt } \\
V_{i n}<-1 \text { Volt } V_{0} & =+6 \text { Volt } \\
V_{i n}>-1 \text { Volt } V_{0} & =-3 \text { Volt }
\end{aligned}
\end{aligned}
$$

Output waveform


SOL 8.30 Option (A) is correct.
Assume the diode is in reverse bias so equivalent circuit is


Output voltage $\quad V_{0}=\frac{10 \sin \omega t}{10+10} \times 10=5 \sin \omega t$
Due to resistor divider, voltage across diode $V_{D}<0$ (always). So it in reverse bias for given input.
Output, $\quad V_{0}=5 \sin \omega t$

SOL 8.31 Option (C) is correct.


This is a current mirror circuit. Since $\beta$ is high so $I_{C 1}=I_{C 2}, I_{B 1}=I_{B 2}$

$$
\begin{aligned}
V_{B} & =(-5+0.7) \\
& =-4.3 \mathrm{volt}
\end{aligned}
$$

Diode $D_{1}$ is forward biased.
So, current $I$ is,

$$
\begin{aligned}
I & =I_{C 2}=I_{C 1} \\
& =\frac{0-(-4.3)}{1}=4.3 \mathrm{~mA}
\end{aligned}
$$

SOL 8.32 Option (D) is correct.
In positive half cycle of input, diode $D_{1}$ is in forward bias and $D_{2}$ is off, the equivalent circuit is


Capacitor $C_{1}$ will charge upto +5 volt. $V_{C 1}=+5$ volt

In negative halt cycle diode $D_{1}$ is off and $D_{2}$ is on.


Now capacitor $V_{C 2}$ will charge upto -10 volt in opposite direction.

SOL 8.33 Option () is correct.
Let input $V_{i n}$ is a sine wave shown below


According to given transfer characteristics of rectifiers output of rectifier P is.


Similarly output of rectifier Q is


Output of a full wave rectifier is given as


To get output $V_{0}$

$$
V_{0}=\mathrm{K}\left(-V_{P}+V_{Q}\right) \quad \mathrm{K}-\text { gain of op-amp }
$$

So, P should connected at inverting terminal of op-amp and Q with noninverting terminal.

SOL 8.34 Option () is correct.

SOL 8.35 Option (C) is correct.
For low frequencies,
$\omega \rightarrow 0$, so $\frac{1}{\omega C} \rightarrow \infty$
Equivalent circuit is,


Applying node equation at positive and negative input terminals of op-amp.

$$
\begin{array}{rlr}
\frac{v_{A}-v_{i}}{R_{1}}+\frac{v_{A}-v_{o}}{R_{2}} & =0 & \\
2 v_{A} & =v_{i}+v_{o}, & \because R_{1}=R_{2}=R_{A}
\end{array}
$$

Similarly,

$$
\begin{aligned}
\frac{v_{A}-v_{i}}{R_{3}}+\frac{v_{A}-0}{R_{4}} & =0 \\
2 v_{A} & =v_{i n},
\end{aligned}
$$

$$
\because R_{3}=R_{4}=R_{B}
$$

So, $\quad v_{o}=0$
It will stop low frequency signals.
For high frequencies,

$$
\omega \rightarrow \infty, \text { then } \frac{1}{\omega C} \rightarrow 0
$$

Equivalent circuit is,


Output, $\quad v_{o}=v_{i}$
So it will pass high frequency signal.
This is a high pass filter.

SOL 8.36
Option (D) is correct.
In Q.7.21 cutoff frequency of high pass filter is given by,

$$
\omega_{h}=\frac{1}{2 \pi R_{A} C}
$$

Here given circuit is a low pass filter with cutoff frequency,

$$
\begin{aligned}
\omega_{L} & =\frac{1}{2 \pi \frac{R_{A}}{2} C}=\frac{2}{2 \pi R_{A} C} \\
\omega_{L} & =2 \omega_{h}
\end{aligned}
$$

When both the circuits are connected together, equivalent circuit is,


So this is is Band pass filter, amplitude response is given by.


SOL 8.37 Option (B) is correct. In SOP form, $F$ is written as

$$
\begin{aligned}
F & =\Sigma \mathrm{m}(1,3,5,6) \\
& =\bar{X} \bar{Y} Z+\bar{X} Y Z+X \bar{Y} Z+X Y \bar{Z}
\end{aligned}
$$

Solving from K- map

| $X^{Y 2}$ | Y | YZ | $Y \bar{Z}$ |
| :---: | :---: | :---: | :---: |
| $\bar{X}$ | 1 | 1 |  |
| $X$ | 1 |  | 1 |

$$
\begin{array}{ll}
F & =\bar{X} Z+\bar{Y} Z+X Y \bar{Z} \\
\text { In POS form } & F
\end{array}=(Y+Z)(X+Z)(\bar{X}+\bar{Y}+\bar{Z})
$$

Since all outputs are active low so each input in above expression is complemented

$$
F=(\bar{Y}+\bar{Z})(\bar{X}+\bar{Z})(X+Y+Z)
$$

SOL 8.38 Option (B) is correct.
Given that

$$
\begin{aligned}
\mathrm{SP} & =2700 \mathrm{H} \\
\mathrm{PC} & =2100 \mathrm{H} \\
\mathrm{HL} & =0000 \mathrm{H}
\end{aligned}
$$

Executing given instruction set in following steps,

$$
\text { DAD SP } \Rightarrow \text { Add register pair (SP) to HL register }
$$

$\mathrm{HL}=\mathrm{HL}+\mathrm{SP}$
$\mathrm{HL}=0000 \mathrm{H}+2700 \mathrm{H}$
$\mathrm{HL}=2700 \mathrm{H}$
PCHL $\Rightarrow$ Load program counter with HL contents

$$
\mathrm{PC}=\mathrm{HL}=2700 \mathrm{H}
$$

So after execution contents are,

$$
\mathrm{PC}=2700 \mathrm{H}, \mathrm{HL}=2700 \mathrm{H}
$$

SOL 8.39 Option (D) is correct.
If transistor is in normal active region, base current can be calculated as following,
By applying KVL for input loop,

$$
\begin{array}{rlrl}
10-I_{C}\left(1 \times 10^{3}\right)-0.7-270 \times 10^{3} I_{B} & =0 & & \therefore I_{C}=\beta I_{B} \\
\beta I_{B}+270 I_{B} & =9.3 \mathrm{~mA}, & & \\
I_{B}(\beta+270) & =9.3 \mathrm{~mA} & & \\
I_{B} & =\frac{9.3 \mathrm{~mA}}{270+100}=0.025 \mathrm{~mA}
\end{array}
$$

In saturation, base current is given by,

$$
\begin{aligned}
10-I_{C}(1) & -V_{C E}-I_{E}(1)=0 & & \\
\frac{10}{2} & =I_{C(\text { sat })} & & I_{C} \simeq I_{E} \\
I_{C(\text { sat })} & =5 \mathrm{~mA} & & V_{C E} \simeq 0 \\
I_{B(\text { sat })} & =\frac{I_{C(\text { sat })}}{\beta}=\frac{5}{100}=.050 \mathrm{~mA} & &
\end{aligned}
$$

$I_{B}<I_{B(\text { sat })}$, so transistor is in forward active region.

SOL 8.40 Option (B) is correct.
In the circuit


We can analyze that the transistor is operating in active region.

$$
\begin{aligned}
V_{B E(\mathrm{ON})} & =0.6 \mathrm{volt} \\
V_{B}-V_{E} & =0.6 \\
6.6-V_{E} & =0.6 \\
V_{E} & =6.6-0.6=6 \mathrm{volt}
\end{aligned}
$$

At emitter (by applying KCL),

$$
\begin{aligned}
& I_{E}=I_{B}+I_{L} \\
& I_{E}=\frac{6-6.6}{1 \mathrm{k} \Omega}+\frac{6}{10 \Omega} \simeq 0.6 \mathrm{amp}
\end{aligned}
$$

$V_{C E}=V_{C}-V_{E}=10-6=4$ volt
Power dissipated in transistor is given by.

$$
\begin{aligned}
P_{T} & =V_{C E} \times I_{C}=4 \times 0.6 & \therefore I_{C} \simeq I_{E}=0.6 \mathrm{amp} \\
& =2.4 \mathrm{~W} &
\end{aligned}
$$

SOL 8.41 Option (D) is correct.
This is a voltage-to-current converter circuit. Output current depends on input voltage.


Since op-amp is ideal $v_{+}=v_{-}=v_{1}$
Writing node equation.

$$
\frac{v_{1}-v}{R_{1}}+\frac{v_{1}-0}{R_{2}}=0
$$

$$
\begin{aligned}
v_{1}\left(\frac{R_{1}+R_{2}}{R_{1} R_{2}}\right) & =\frac{V}{R_{1}} \\
v_{1} & =V\left(\frac{R_{2}}{R_{1}+R_{2}}\right)
\end{aligned}
$$

Since the op-amp is ideal therefore

$$
i_{L}=i_{1}=\frac{v_{1}}{r}=\frac{V}{r}\left(\frac{R_{2}}{R_{1}+R_{2}}\right)
$$

SOL 8.42 Option (D) is correct.
In the circuit output $Y$ is given as

$$
Y=[A \oplus B] \oplus[C \oplus D]
$$

Output $Y$ will be 1 if no. of 1 's in the input is odd.

SOL 8.43 Option () is correct.
This is a class-B amplifier whose efficiency is given as

$$
\eta=\frac{\pi}{4} \frac{V_{P}}{V_{C C}}
$$

where $V_{P} \rightarrow$ peak value of input signal

$$
V_{C C} \rightarrow \text { supply voltage }
$$

here $V_{P}=7$ volt, $V_{C C}=10$ volt
so,

$$
\eta=\frac{\pi}{4} \times \frac{7}{10} \times 100=54.95 \% \simeq 55 \%
$$

SOL 8.44 Option (B) is correct.
In the circuit the capacitor starts charging from 0 V (as switch was initially closed) towards a steady state value of 20 V .
for $t<0$ (initial) for $t \rightarrow \infty$ (steady state)


So at any time $t$, voltage across capacitor (i.e. at inverting terminal of opamp ) is given by

$$
\begin{aligned}
& v_{c}(t)=v_{c}(\infty)+\left[v_{c}(0)-v_{c}(\infty)\right] e^{\frac{t}{k c}} \\
& v_{c}(t)=20\left(1-e^{\frac{-t}{k c}}\right)
\end{aligned}
$$

Voltage at positive terminal of op-amp

$$
\begin{aligned}
\frac{v_{+}-v_{\text {out }}}{10}+\frac{v_{+}-0}{100} & =0 \\
v_{+} & =\frac{10}{11} v_{\text {out }}
\end{aligned}
$$

Due to zener diodes, $-5 \leq v_{\text {out }} \leq+5$
So,

$$
v_{+}=\frac{10}{11}(5) \mathrm{V}
$$

Transistor form -5 V to +5 V occurs when capacitor charges upto $v_{+}$.
So

$$
\begin{aligned}
20\left(1-e^{-t / R C}\right) & =\frac{10 \times 5}{11} \\
1-e^{-t / R C} & =\frac{5}{22} \\
\frac{17}{22} & =e^{-t / R C} \\
t=R C \ln \left(\frac{22}{17}\right) & =1 \times 10^{3} \times .01 \times 10^{-6} \times 0.257=2.57 \mu \mathrm{sec}
\end{aligned}
$$

Voltage waveforms in the circuit is shown below


SOL 8.45 Option (B) is correct.
First convert the given number from hexadecimal to its binary equivalent, then binary to octal.
Hexadecimal no. AB. CD
Binary equivalent $\quad \frac{1010}{A} \quad \frac{1011}{B} \cdot \frac{1100}{C} \frac{1101}{D}$
To convert in octal group three binary digits together as shown

$$
\frac{010}{2} \quad \frac{101}{5} \quad \frac{011}{3} \cdot \frac{110}{6} \quad \frac{011}{3} \frac{010}{2}
$$

So, $\quad(A B . C D)_{\mathrm{H}}=(253.632)_{8}$

SOL 8.46 Option (B) is correct.
In a 555 astable multi vibrator circuit, charging of capacitor occurs through resistor $\left(R_{A}+R_{B}\right)$ and discharging through resistor $R_{B}$ only. Time for charging and discharging is given as.

$$
T_{C}=0.693\left(R_{A}+R_{B}\right) C=0.693 R_{B} C
$$

But in the given circuit the diode will go in the forward bias during charging, so the capacitor will charge through resistor $R_{A}$ only and discharge through $R_{B}$ only.

$$
\begin{array}{ll}
\because & R_{A}=R_{B} \\
\text { So } & T_{C}=T_{D}
\end{array}
$$

SOL 8.47 Option (A) is correct.
First we can check for diode $D_{2}$. Let diode $D_{2}$ is OFF then the circuit is


In the above circuit diode $D_{1}$ must be ON , as it is connected with 10 V battery now the circuit is


Because we assumed diode $D_{2}$ OFF so voltage across it $V_{D 2} \leq 0$ and it is possible only when $D_{3}$ is off.


So, all assumptions are true.

SOL 8.48 Option (D) is correct.
In the positive half cycle of input, Diode $D_{1}$ will be reverse biased and equivalent circuit is.


Since there is no feed back to the op-amp and op-amp has a high open loop gain so it goes in saturation. Input is applied at inverting terminal so.

$$
V_{P}=-V_{C C}=-12 \mathrm{~V}
$$

In negative half cycle of input, diode $D_{1}$ is in forward bias and equivalent circuit is shown below.


Output $V_{P}=V_{\gamma}+V$
Op-amp is at virtual ground so $V_{+}=V=0$ and $V_{P}=V_{\gamma}=0.7 \mathrm{~V}$
Voltage wave form at point P is


SOL 8.49 Option (A) is correct.
In the circuit when $V_{i}<10 \mathrm{~V}$, both $D_{1}$ and $D_{2}$ are off.
So equivalent circuit is,


GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
Published by: NODIA and COMPANY

Output, $\quad V_{o}=10$ volt
When $V_{i}>10 \mathrm{~V}\left(D_{1}\right.$ is in forward bias and $D_{2}$ is off So the equivalent circuit is,


Output, $\quad V_{o}=V_{i}$
Transfer characteristic of the circuit is


Option (B) is correct.
Assume that BJT is in active region, thevenin equivalent of input circuit is obtained as


$$
\frac{V_{t h}-V_{i}}{15}+\frac{V_{t h}-(-12)}{100}=0
$$

$$
20 V_{t h}-20 V_{i}+3 V_{t h}+36=0
$$

$$
\begin{aligned}
23 V_{\text {th }} & =20 \times 5-36, V_{i}=5 \mathrm{~V} \\
V_{\text {th }} & =2.78 \mathrm{~V}
\end{aligned}
$$

Thevenin resistance

$$
\begin{aligned}
R_{t h} & =15 \mathrm{~K} \Omega \| 100 \mathrm{~K} \Omega \\
& =13.04 \mathrm{~K} \Omega
\end{aligned}
$$

So the circuit is


Writing KVL for input loop

$$
\begin{aligned}
2.78-R_{t h} I_{B}-0.7 & =0 \\
I_{B} & =0.157 \mathrm{~mA}
\end{aligned}
$$

Current in saturation is given as,

So,

$$
\begin{aligned}
& I_{B(\mathrm{sat})}=\frac{I_{C(\mathrm{sat})}}{\beta} \\
& I_{C(\mathrm{sat})}=\frac{12.2}{2.2}=5.4 \mathrm{~mA} \\
& I_{B(\mathrm{sat})}=\frac{5.45 \mathrm{~mA}}{30}=0.181 \mathrm{~mA}
\end{aligned}
$$

Since $I_{B(\text { sat })}>I_{B}$, therefore assumption is true.

Option (C) is correct.
Here output of the multi vibrator is

$$
V_{0}= \pm 12 \text { volt }
$$

Threshold voltage at positive terminal of op-amp can be obtained as following When output $V_{0}=+12 \mathrm{~V}$, equivalent circuit is,

writing node equation at positive terminal of op-amp

$$
\begin{aligned}
\frac{V_{t h}-12}{10}+\frac{V_{t h}-0}{10} & =0 \\
V_{t h} & =6 \text { volt (Positive threshold) }
\end{aligned}
$$

So, the capacitor will charge upto 6 volt.
When output $V_{0}=-12 \mathrm{~V}$, the equivalent circuit is.

node equation

$$
\begin{aligned}
\frac{V_{t h}+12}{2}+\frac{V_{t h}-0}{10} & =0 \\
5 \mathrm{~V}_{t h}+60+\mathrm{V}_{t h} & =0 \\
V_{t h} & =-10 \text { volt (negative threshold) }
\end{aligned}
$$

So the capacitor will discharge upto -10 volt.
At terminal P voltage waveform is.


SOL 8.52 Option () is correct.

SOL 8.53 Option () is correct.

SOL 8.54
Option (A) is correct.
Function $F$ can be obtain as,

$$
\begin{aligned}
F & =I_{0} \overline{S_{1}} \overline{S_{0}}+I_{1} \overline{S_{1}} S_{0}+I_{2} S_{1} \overline{S_{0}}+I_{3} S_{1} S_{0} \\
& =A \bar{B} \bar{C}+\bar{A} \bar{B} C+1 \cdot B \bar{C}+0 \cdot B C \\
& =A \bar{B} \bar{C}+\bar{A} \bar{B} C+B \bar{C}=A \bar{B} \bar{C}+\bar{A} \bar{B} C+B \bar{C}(A+\bar{A}) \\
& =A \bar{B} \bar{C}+\bar{A} \bar{B} C+A B \bar{C}+\bar{A} B \bar{C} \\
& =\Sigma(1,2,4,6)
\end{aligned}
$$

SOL 8.55 Option (A) is correct.
MVI H and MVI L stores the value 255 in H and L registers. DCR L decrements L by 1 and JNZ checks whether the value of $L$ is zero or not. So DCR L executed 255 times till value of $L$ becomes ' 0 '.
Then DCR H will be executed and it goes to 'Loop' again, since L is of 8 bit so no more decrement possible and it terminates.

SOL 8.56 Option (A) is correct.
$\mathrm{XCHG} \Rightarrow$ Exchange the contain of DE register pair with HL pair So now addresses of memory locations are stored in HL pair.
INR $\mathrm{M} \Rightarrow$ Increment the contents of memory whose address is stored in HL pair.

SOL 8.57 Option (A) is correct.
From the circuit we can observe that Diode $D_{1}$ must be in forward bias (since current is flowing through diode).
Let assume that $D_{2}$ is in reverse bias, so equivalent circuit is.


Voltage $V_{n}$ is given by

$$
\begin{aligned}
& V_{n}=1 \times 2=2 \text { Volt } \\
& V_{p}=0
\end{aligned}
$$

$V_{n}>V_{p}$ (so diode is in reverse bias, assumption is true)
Current through $D_{2}$ is $I_{D 2}=0$

SOL 8.58 Option (C) is correct.
SHLD transfers contain of HL pair to memory location.
SHLD $2050 \Rightarrow \mathrm{~L} \rightarrow \mathrm{M}[2050 \mathrm{H}]$

$$
\mathrm{H} \rightarrow \mathrm{M}[2051 \mathrm{H}]
$$

SOL 8.59 Option (D) is correct.
This is a N-channel MOSFET with $V_{G S}=2 \mathrm{~V}$

$$
\begin{aligned}
V_{T H} & =+1 \mathrm{~V} \\
V_{D S(\mathrm{sat})} & =V_{G S}-V_{T H} \\
V_{D S(\mathrm{sat})} & =2-1=1 \quad \mathrm{~V}
\end{aligned}
$$

Due to 10 V source $V_{D S}>V_{D S(\text { sat })}$ so the NMOS goes in saturation, channel conductivity is high and a high current flows through drain to source and it acts as a short circuit.
So, $\quad V_{a b}=0$

SOL 8.60 Option (C) is correct.
Let the present state is $\mathrm{Q}(\mathrm{t})$, so input to D-flip flop is given by,

$$
D=Q(t) \oplus X
$$

Next state can be obtained as,

$$
\begin{aligned}
Q(t+1) & =D \\
& =Q(t) \oplus X \\
& =Q(t) \bar{X}+\bar{Q}(t) X \\
& =\bar{Q}(t), \quad \text { if } X=1 \\
Q(t+1) & =Q(t), \quad \text { if } X=0
\end{aligned}
$$

and
So the circuit behaves as a T flip flop.

SOL 8.61 Option (B) is correct.
Since the transistor is operating in active region.

$$
\begin{aligned}
& I_{E} \approx \beta I_{B} \\
& I_{B}=\frac{I_{E}}{\beta}=\frac{1 \mathrm{~mA}}{100}=10 \mu \mathrm{~A}
\end{aligned}
$$

SOL 8.62 Option (C) is correct.
Gain of the inverting amplifier is given by,

$$
\begin{aligned}
& A_{v}=-\frac{R_{F}}{R_{1}}=-\frac{1 \times 10^{6}}{R_{1}}, \quad R_{F}=1 \mathrm{M} \Omega \\
& R_{1}=-\frac{1 \times 10^{6}}{A_{v}}
\end{aligned}
$$

$A_{v}=-10$ to -25 so value of $R_{1}$

$$
\begin{array}{ll}
R_{1}=\frac{10^{6}}{10}=100 \mathrm{k} \Omega & \text { for } A_{v}=-10 \\
R_{1}^{\prime}=\frac{10^{6}}{25}=40 \mathrm{k} \Omega & \text { for } A_{v}=-25
\end{array}
$$

$R_{1}$ should be as large as possible so $R_{1}=100 \mathrm{k} \Omega$

SOL 8.63 Option (B) is correct.
Direct coupled amplifiers or DC-coupled amplifiers provides gain at dc or very low frequency also.

SOL 8.64 Option (C) is correct.
Since there is no feedback in the circuit and ideally op-amp has a very high value of open loop gain, so it goes into saturation (ouput is either $+V$ or $-V)$ for small values of input.
The input is applied to negative terminal of op-amp, so in positive half cycle it saturates to $-V$ and in negative half cycle it goes to $+V$.

SOL 8.65 Option (B) is correct.
CHECK
From the given input output waveforms truth table for the circuit is drawn as

| $\mathrm{X}_{1}$ | $\mathrm{X}_{2}$ | Q |
| :--- | :--- | :--- |
| 1 | 0 | 1 |
| 0 | 0 | 1 |
| 0 | 1 | 0 |

In option (A), for $X_{1}=1, Q=0$ so it is eliminated.
In option (C), for $X_{1}=0, Q=0$ (always), so it is also eliminated.
In option (D), for $X_{1}=0, Q=1$, which does not match the truth table.
Only option (B) satisfies the truth table.

SOL 8.66 Option (D) is correct.
In the given circuit NMOS $Q_{1}$ and $Q_{3}$ makes an inverter circuit. $Q_{4}$ and $Q_{5}$ are in parallel works as an OR circuit and $Q_{2}$ is an output inverter.
So output is

$$
Q=\overline{X_{1}+X_{2}}=X_{1} \cdot \overline{X_{2}}
$$

SOL 8.67 Option (D) is correct.
Let $Q(t)$ is the present state then from the circuit,


So, the next state is given by

$$
Q(t+1)=\bar{Q}(t) \text { (unstable) }
$$

SOL 8.68 Option (B) is correct.
Trans-conductance of MOSFET is given by

$$
g_{m}=\frac{\partial i_{D}}{\partial V_{G S}}
$$

$$
=\frac{(2-1) \mathrm{mA}}{(2-1) \mathrm{V}}=1 \mathrm{mS}
$$

SOL 8.69 Option (D) is correct.
Voltage gain can be obtain by small signal equivalent circuit of given amplifier.


$$
\begin{aligned}
v_{o} & =-g_{m} v_{g s} R_{D} \\
v_{g s} & =v_{i n}
\end{aligned}
$$

So,

$$
v_{o}=-g_{m} R_{D} v_{i n}
$$

Voltage gain

$$
A_{v}=\frac{v_{o}}{v_{i}}=-g_{m} R_{D}=-(1 \mathrm{mS})(10 \mathrm{k} \Omega)=-10
$$

SOL 8.70
Option (C) is correct.
Given circuit,


In the circuit

$$
V_{1}=3.5 \mathrm{~V} \text { (given) }
$$

Current in zener is.

$$
I_{Z}=\frac{V_{1}-V_{Z}}{R_{Z}}=\frac{3.5-3.3}{0.1 \times 10^{3}}=2 \mathrm{~mA}
$$

SOL 8.71 Option (C) is correct.
This is a current mirror circuit. Since $V_{B E}$ is the same in both devices, and transistors are perfectly matched, then

$$
I_{B 1}=I_{B 2} \quad \text { and } \quad I_{C 1}=I_{C 2}
$$

From the circuit we have,


$$
\begin{array}{rlr}
I_{R} & =I_{C 1}+I_{B 1}+I_{B 2}=I_{C 1}+2 I_{B 2} & \because I_{B 1}=I_{B 2} \\
& =I_{C 2}+\frac{2 I_{C 2}}{\beta} & \\
I_{R} & =I_{C 2}\left(1+\frac{2}{\beta}\right) \\
I_{C 2} & =I=\frac{I_{R}}{\left(1+\frac{2}{\beta}\right)} &
\end{array}
$$

$I_{R}$ can be calculate as

$$
\begin{array}{ll} 
& I_{R}=\frac{-5+0.7}{1 \times 10^{3}}=-4.3 \mathrm{~mA} \\
\text { So, } \quad I=\frac{4.3}{\left(1+\frac{2}{100}\right)} \simeq 4.3 \mathrm{~mA}
\end{array}
$$

SOL 8.72 Option (B) is correct.
The small signal equivalent circuit of given amplifier


Here the feedback circuit samples the output voltage and produces a feed back current $I_{f b}$ which is in shunt with input signal. So this is a shunt-shunt feedback configuration.

SOL 8.73 Option (A) is correct.
In the given circuit output is stable for both 1 or 0 . So it is a bistable multivibrator.

SOL 8.74 Option (A) is correct.
Since there are two levels $\left(+V_{C C}\right.$ or $\left.-V_{C C}\right)$ of output in the given comparator circuit.
For an $n$-bit Quantizer

$$
\begin{aligned}
2^{n} & =\text { No. of levels } \\
2^{n} & =2 \\
n & =1
\end{aligned}
$$

SOL 8.75 Option (C) is correct.
From the circuit, we can see the that diode $D_{2}$ must be in forward Bias.
For $D_{1}$ let assume it is in reverse bias.
Voltages at $p$ and $n$ terminal of $D_{1}$ is given by $V_{p}$ and $V_{n}$
$V_{p}<V_{n}$ ( $D_{1}$ is reverse biased)


Applying node equation

$$
\begin{aligned}
\frac{V_{p}-5}{1}+\frac{V_{p}+8}{1} & =0 \\
2 V_{p} & =-3 \\
V_{p} & =-1.5 \\
V_{n} & =0
\end{aligned}
$$

$V_{p}<V_{n}$ (so the assumption is true and $D_{1}$ is in reverse bias) and current in $D_{1}$

$$
I_{D 1}=0 \mathrm{~mA}
$$

SOL 8.76 Option (D) is correct.
The small signal ac equivalent circuit of given amplifier is as following.


Here

$$
R_{B}=(10 \mathrm{k} \Omega \| 10 \mathrm{k} \Omega)=5 \mathrm{k} \Omega
$$

Input resistance

$$
\begin{aligned}
g_{m} & =10 \mathrm{~ms} \\
\because g_{m} r_{\pi} & =\beta \Rightarrow r_{\pi}=\frac{50}{10 \times 10^{-3}}=5 \mathrm{k} \Omega
\end{aligned}
$$

$$
R_{i n}=R_{B}\left\|r_{\pi}=5 \mathrm{k} \Omega\right\| 5 \mathrm{k} \Omega=2.5 \mathrm{k} \Omega
$$

SOL 8.77 Option (D) is correct.
For PMOS to be biased in non-saturation region.

$$
V_{S D}<V_{S D(\mathrm{sat})}
$$

and

$$
\begin{array}{rlrl}
V_{S D(\text { sat })} & =V_{S G}+V_{T} & & \\
V_{S D(\text { sat })} & =4-1 \\
& =3 \mathrm{Volt} & & \\
& & & \\
V_{S D} & <3 \\
V_{S}-V_{D} & <3 \\
4-I_{D} R & <3 \\
1 & <I_{D} R & & \\
I_{D} R & >1, & & \\
R & >1000 \Omega & & I_{D}=1 \mathrm{~mA}
\end{array}
$$

SOL 8.78 Option () is correct.

SOL 8.79 Option (B is correct.
If op-amp is ideal, no current will enter in op-amp. So current $i_{x}$ is

$$
\begin{align*}
i_{x} & =\frac{v_{x}-v_{y}}{1 \times 10^{6}}  \tag{1}\\
v_{+} & =v_{-}=v_{x} \\
\frac{v_{x}-v_{y}}{100 \times 10^{3}}+\frac{v_{x}-0}{10 \times 10^{3}} & =0 \\
v_{x}-v_{y}+10 v_{x} & =0 \\
11 v_{x} & =v_{y} \tag{2}
\end{align*}
$$

(ideal op-amp)

For equation (1) \& (2)

$$
i_{x}=\frac{v_{x}-11 v_{x}}{1 \times 10^{6}}=-\frac{10 v_{x}}{10^{6}}
$$

Input impedance of the circuit.

$$
R_{i n}=\frac{v_{x}}{i_{x}}=-\frac{10^{6}}{10}=-100 \mathrm{k} \Omega
$$

SOL 8.80 Option (A) is correct.
Given Boolean expression,

$$
\begin{aligned}
Y & =(\bar{A} \cdot B C+D)(\bar{A} \cdot D+\bar{B} \cdot \bar{C}) \\
& =(\bar{A} \cdot B C D)+(\bar{A} B C \cdot \bar{B} \cdot \bar{C})+(\bar{A} D)+\bar{B} \bar{C} D \\
& =\bar{A} B C D+\bar{A} D+\bar{B} \bar{C} D \\
& =\bar{A} D(B C+1)+\bar{B} \bar{C} D=\bar{A} D+\bar{B} \bar{C} D
\end{aligned}
$$

SOL 8.81 Option (D) is correct.
In the given circuit, output is given as.

$$
Y=\left(A_{0} \oplus B_{0}\right) \odot\left(A_{1} \oplus B_{1}\right) \odot\left(A_{2} \oplus B_{2}\right) \odot\left(A_{3} \oplus B_{3}\right)
$$

For option (A)

$$
\begin{aligned}
Y & =(1 \oplus 1) \odot(0 \oplus 0) \odot(1 \oplus 1) \odot(0 \oplus 0) \\
& =0 \odot 0 \odot 0 \odot 0=1
\end{aligned}
$$

For option (B)

$$
\begin{aligned}
Y & =(0 \oplus 0) \odot(1 \oplus 1) \odot(0 \oplus 0) \odot(1 \oplus 1) \\
& =0 \odot 0 \odot 0 \odot 0=1
\end{aligned}
$$

For option (C)

$$
\begin{aligned}
Y & =(0 \oplus 0) \odot(0 \oplus 0) \odot(1 \oplus 1) \odot(0 \oplus 0) \\
& =0 \odot 0 \odot 0 \odot 0=1
\end{aligned}
$$

For option (D)

$$
\begin{aligned}
Y & =(1 \oplus 1) \odot(0 \oplus 0) \odot(1 \oplus 1) \odot(0 \oplus 1) \\
& =0 \odot 0 \odot 0 \odot 1=0
\end{aligned}
$$

SOL 8.82 Option (B) is correct.
In the given circuit, waveforms are given as,


SOL 8.83 Option (C) is correct.
The program is executed in following steps.
START MVI A, 14H $\rightarrow$ one instruction cycle.
$\mathrm{RLC} \Rightarrow$ rotate accumulator left without carry
RLC is executed 6 times till value of accumulator becomes zero.
JNZ, JNZ checks whether accumulator value is zero or not, it is executed 5
GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
times.
HALT $\rightarrow$ 1-instruction cycle.


So total no. of instruction cycles are

$$
\begin{aligned}
n & =1+6+5+1 \\
& =13
\end{aligned}
$$

SOL 8.84
Option (B) is correct.
In the given circuit

$$
V_{i}=0 \mathrm{~V}
$$

So, transistor $Q_{1}$ is in cut-off region and $Q_{2}$ is in saturation.

$$
\begin{aligned}
5-I_{C} R_{C}-V_{C E(\text { sat })}-1.25 & =0 \\
5-I_{C} R_{C}-0.1-1.25 & =0 \\
5-I_{C} R_{C} & =1.35 \\
V_{0} & =1.35 \quad\left\{\because V_{0}=5-I_{C} R_{C}\right.
\end{aligned}
$$



SOL 8.85 Option (C) is correct.
Since there exists a drain current for zero gate voltage ( $V_{G S}=0$ ), so it is a depletion mode device.
$I_{D}$ increases for negative values of gate voltages so it is a $p$-type depletion mode device.

SOL 8.86 Option (B) is correct.
Applying KVL in input loop,
$4-\left(33 \times 10^{3}\right) I_{B}-V_{B E}-\left(3.3 \times 10^{3}\right) I_{E}=0$
$4-\left(33 \times 10^{3}\right) I_{B}-0.7-\left(3.3 \times 10^{3}\right)\left(h_{f e}+1\right) I_{B}=0$
$3.3=\left[\left(33 \times 10^{3}\right)+\left(3.3 \times 10^{3}\right)(99+1)\right] I_{B}$

$$
I_{B}=\frac{3.3}{33 \times 10^{3}+3.3 \times 10^{3} \times 100}
$$

$$
I_{C}=h_{f e} I_{B}
$$

$$
=\frac{99 \times 3.3}{[0.33+3.3] \times 100} \mathrm{~mA}=\frac{3.3}{0.33+3.3} \mathrm{~mA}
$$

SOL 8.87 Option (D) is correct.
Let the voltages at positive and negative terminals of op-amp are $v_{+}$and $v_{-}$ respectively. Then by applying nodal equations.

$$
\begin{align*}
\frac{v_{-}-v_{\text {in }}}{R_{1}}+\frac{v_{-}-v_{\text {out }}}{R_{1}} & =0 \\
2 v_{--} & =v_{\text {in }}+v_{\text {out }} \tag{1}
\end{align*}
$$

Similarly,

$$
\frac{v_{+}-v_{i n}}{R}+\frac{v_{+}-0}{\left(\frac{1}{j \omega C}\right)}=0
$$

GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia

$$
\begin{align*}
v_{+}-v_{i n}+v_{+}(j \omega C R) & =0 \\
v_{+}(1+j \omega C R) & =V_{i n} \tag{2}
\end{align*}
$$

By equation (1) \& (2)

$$
\begin{array}{rlr}
\frac{2 v_{\text {in }}}{1+j \omega C R} & =v_{\text {in }}+v_{\text {out }} & \left\{\because v_{+}=v_{-}\right. \text {(ideal op-amp) } \\
v_{\text {in }}\left[\frac{2}{1+j \omega C R}-1\right] & =v_{\text {out }} & \\
v_{\text {out }} & =v_{\text {in }} \frac{(1-j \omega C R)}{1+j \omega C R} &
\end{array}
$$

Phase shift in output is given by

$$
\begin{aligned}
\theta & =\tan ^{-1}(-\omega C R)-\tan ^{-1}(\omega C R) \\
& =\pi-\tan ^{-1}(\omega C R)-\tan ^{-1}(\omega C R) \\
& =\pi-2 \tan ^{-1}(\omega C R)
\end{aligned}
$$

Maximum phase shift $\quad \theta=\pi$

SOL 8.88 Option (C) is correct.
In given circuit MUX implements a 1-bit full adder, so output of MUX is given by.

$$
F=\mathrm{Sum}=\mathrm{A} \oplus \mathrm{Q} \oplus \mathrm{C}_{i n}
$$

Truth table can be obtain as.

| P | Q | $C_{i n}$ | Sum |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

$$
\text { Sum }=\bar{P} \bar{Q} C_{i n}+\bar{P} Q \overline{C_{i n}}+P \bar{Q} \overline{C_{i n}}+P Q C_{i n}
$$

Output of MUX can be written as

$$
F=\bar{P} \bar{Q} \cdot I_{0}+\bar{P} Q \cdot I_{1}+P \bar{Q} \cdot I_{2}+P Q \cdot I_{3}
$$

Inputs are,

$$
I_{0}=C_{i n}, \quad I_{1}=\overline{C_{i n}}, \quad I_{2}=\overline{C_{i n}}, \quad I_{3}=C_{i n}
$$

SOL 8.89 Option (D) is correct.
Program counter contains address of the instruction that is to be executed next.

SOL 8.90 Option (A) is correct.
For a $n$-channel enhancement mode MOSFET transition point is given by,

$$
\begin{array}{ll}
V_{D S(\mathrm{sat})}=V_{G S}-V_{T H} & \because V_{T H}=2 \mathrm{volt} \\
V_{D S(\mathrm{sat})}=V_{G S}-2 &
\end{array}
$$

From the circuit,

$$
V_{D S}=V_{G S}
$$

So

$$
\begin{aligned}
V_{D S(\text { sat })} & =V_{D S}-2 \Rightarrow V_{D S}=V_{D S(\text { sat })}+2 \\
V_{D S} & >V_{D S(\text { sat })}
\end{aligned}
$$

Therefore transistor is in saturation region and current equation is given by.

$$
\begin{aligned}
I_{D} & =K\left(V_{G S}-V_{T H}\right)^{2} \\
4 & =K\left(V_{G S}-2\right)^{2}
\end{aligned}
$$

$V_{G S}$ is given by

$$
V_{G S}=V_{D S}=10-I_{D} R_{D}=10-4 \times 1=6 \text { Volt }
$$

So, $\quad 4=K(6-2)^{2}$

$$
K=\frac{1}{4}
$$

Now $R_{D}$ is increased to $4 \mathrm{k} \Omega$, Let current is $I_{D}^{\prime}$ and voltages are $V_{D S}^{\prime}=V_{G S}^{\prime}$ Applying current equation.

$$
\begin{aligned}
I_{D}^{\prime} & =K\left(V_{G S}^{\prime}-V_{T H}\right)^{2} \\
I_{D}^{\prime} & =\frac{1}{4}\left(V_{G S}^{\prime}-2\right)^{2} \\
V_{G S}^{\prime}=V_{D S}^{\prime} & =10-I_{D}^{\prime} \times R_{D}^{\prime}=10-4 I_{D}^{\prime}
\end{aligned}
$$

So,

$$
\begin{aligned}
4 I_{D}^{\prime} & =\left(10-4 I_{D}^{\prime}-2\right)^{2}=\left(8-4 I_{D}^{\prime}\right)^{2} \\
& =16\left(2-I_{D}^{\prime}\right)^{2} \\
I_{D}^{\prime} & =4\left(4+I_{D}^{2}-4 I_{D}^{\prime}\right) \\
4 I_{D}^{2}-17+16 & =0 \\
I_{D}^{2} & =2.84 \mathrm{~mA}
\end{aligned}
$$

SOL 8.91 Option (D) is correct.
Let the voltages at input terminals of op-amp are $v_{-}$and $v_{+}$respectively.
So, $v_{+}=v_{-}=0$ (ideal op-amp)


GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia

Applying node equation at negative terminal of op-amp,

At node $x$

$$
\begin{equation*}
\frac{0-v_{i n}}{1}+\frac{0-v_{x}}{10}=0 \tag{1}
\end{equation*}
$$

$$
\begin{aligned}
\frac{v_{x}-0}{10}+\frac{v_{x}-v_{\text {out }}}{10}+\frac{v_{x}-0}{1} & =0 \\
v_{x}+v_{x}-v_{\text {out }}+10 v_{x} & =0 \\
12 v_{x} & =v_{\text {out }} \\
v_{x} & =\frac{v_{\text {out }}}{12}
\end{aligned}
$$

From equation (1),

$$
\begin{aligned}
\frac{v_{\text {in }}}{1}+\frac{v_{x}}{10} & =0 \\
v_{\text {in }} & =-\frac{v_{\text {out }}}{120} \\
\frac{v_{\text {out }}}{v_{\text {in }}} & =-120
\end{aligned}
$$

SOL 8.92 Option (D) is correct.
In the positive half cycle (when $\mathrm{V}_{\text {in }}>4 \mathrm{~V}$ ) diode $D_{2}$ conducts and $D_{1}$ will be off so the equivalent circuit is,


$$
V_{\text {out }}=+4 \mathrm{Volt}
$$

In the negative half cycle diode $D_{1}$ conducts and $D_{2}$ will be off so the circuit is,


Applying KVL

$$
\mathrm{V}_{\text {in }}-10 I+4-10 I=0
$$

$$
\frac{V_{i n}+4}{20}=I
$$

$V_{i n}=-10 \mathrm{~V}$ (Maximum value in negative half cycle)
So,

$$
\begin{aligned}
I & =\frac{-10+4}{20}=-\frac{3}{10} \mathrm{~mA} \\
\frac{V_{\text {in }}-V_{\text {out }}}{10} & =I \\
\frac{-10-V_{\text {out }}}{10} & =-\frac{3}{10} \\
V_{\text {out }} & =-(10-3) \\
V_{\text {out }} & =-7 \mathrm{volt}
\end{aligned}
$$

SOL 8.93 Option (C) is correct.
In the circuit, the capacitor charges through resistor $\left(R_{A}+R_{B}\right)$ and discharges through $R_{B}$. Charging and discharging time is given as.

$$
\begin{aligned}
& T_{C}=0.693\left(R_{A}+R_{B}\right) \mathrm{C} \\
& T_{D}=0.693 R_{B} \mathrm{C}
\end{aligned}
$$

Frequency $\quad f=\frac{1}{T}=\frac{1}{T_{D}+T_{C}}=\frac{1}{0.693\left(R_{A}+2 R_{B}\right) C}$

$$
\begin{align*}
\frac{1}{0.693\left(R_{A}+2 R_{B}\right) \times 10 \times 10^{-9}} & =10 \times 10^{3} \\
14.4 \times 10^{3} & =R_{A}+2 R_{B} \tag{1}
\end{align*}
$$

$$
\text { duty cycle }=\frac{T_{C}}{T}=0.75
$$

$$
\frac{0.693\left(R_{A}+R_{B}\right) C}{0.693\left(R_{A}+2 R_{B}\right) C}=\frac{3}{4}
$$

$$
4 R_{A}+4 R_{B}=3 R_{A}+6 R_{B}
$$

$$
\begin{equation*}
R_{A}=2 R_{B} \tag{2}
\end{equation*}
$$

From (1) and (2)
and

$$
\begin{aligned}
2 R_{A} & =14.4 \times 10^{3} \\
R_{A} & =7.21 \mathrm{k} \Omega \\
R_{B} & =3.60 \mathrm{k} \Omega
\end{aligned}
$$

SOL 8.94 Option (B) is correct.
Given boolean expression can be written as,

$$
\begin{aligned}
F & =\bar{X} Y \bar{Z}+\bar{X} \bar{Y} Z+X \bar{Y} Z+X Y \bar{Z}+X Y Z \\
& =\bar{X} Y \bar{Z}+\bar{Y} Z(X+\bar{X})+X Y(\bar{Z}+Z) \\
& =\bar{X} Y \bar{Z}+\bar{Y} Z+X Y \\
& =\bar{Y} Z+Y(X+\bar{X} \bar{Z}) \quad \because A+B C=(A+B)(A+C)
\end{aligned}
$$

GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia

$$
\begin{aligned}
& =\bar{Y} Z+Y(X+\bar{X})(X+\bar{Z}) \\
& =\bar{Y} Z+Y(X+\bar{Z}) \\
& =\bar{Y} Z+Y X+Y \bar{Z}
\end{aligned}
$$

SOL 8.95 Option (B) is correct.


$$
X=X_{1} \oplus X_{0}, Y=X_{2}
$$

Serial Input $Z=X \oplus Y=\left[X_{1} \oplus X_{0}\right] \oplus X_{2}$
Truth table for the circuit can be obtain as.

| Clock pulse | Serial Input | Shift register |
| :---: | :---: | :---: |
| Initially | 1 | 1010 |
| 1 | 0 | 1101 |
| 2 | 0 | 0110 |
| 3 | 0 | 0011 |
| 4 | 1 | 0001 |
| 5 | 0 | 1000 |
| 6 | 1 | 0100 |
| 7 | 1 | 1010 |

So after 7 clock pulses contents of the shift register is 1010 again.

SOL 8.96 Option (D) is correct.
Characteristic table of the X-Y flip flop is obtained as.

| X | Y | $\mathrm{Q}_{\mathrm{n}}$ | $\mathrm{Q}_{n+1}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 |

GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia

Solving from k-map


Characteristic equation of $\mathrm{X}-\mathrm{Y}$ flip flop is

$$
Q_{n+1}=\bar{Y} \overline{Q_{n}}+\bar{X} Q_{n}
$$

Characteristic equation of a J-K flip-flop is given by

$$
Q_{n+1}=\bar{K} Q_{n}+J \overline{Q_{n}}
$$

by comparing above two characteristic equations

$$
J=\bar{Y}, K=X
$$

SOL 8.97 Option (A) is correct.
Total size of the memory system is given by.

$$
\begin{aligned}
& =\left(2^{12} \times 4\right) \times 8 \text { bits } \\
& =2^{14} \times 8 \text { bits } \\
& =2^{14} \text { Bytes } \\
& =16 \mathrm{~K} \text { bytes }
\end{aligned}
$$

SOL 8.98 Option (C) is correct.
Executing all the instructions one by one.
LXI H, 1FFE $\Rightarrow \mathrm{H}=(1 \mathrm{~F})_{\mathrm{H}}, \quad \mathrm{L}=(\mathrm{FE})_{\mathrm{H}}$
MOV $\mathrm{B}, \mathrm{M} \Rightarrow \mathrm{B}=$ Memory $[\mathrm{HL}]=$ Memory $[1 \mathrm{FFE}]$
INR $\mathrm{L} \Rightarrow \mathrm{L}=\mathrm{L}+(1)_{\mathrm{H}}=(\mathrm{FF})_{\mathrm{H}}$
MOV $\mathrm{A}, \mathrm{M} \Rightarrow \mathrm{A}=$ Memory $[\mathrm{HL}]=$ Memory $[1 \mathrm{FFF}]$
$\mathrm{ADD} \mathrm{B} \Rightarrow \mathrm{A}=\mathrm{A}+\mathrm{B}$
INR $\mathrm{L} \Rightarrow \mathrm{L}=\mathrm{L}+(1)_{\mathrm{H}}=(\mathrm{FF})_{\mathrm{H}}+(1)_{\mathrm{H}}=00$
MOV M, A $\Rightarrow$ Memory $[\mathrm{HL}]=\mathrm{A}$
Memory $[1 F 00]=\mathrm{A}$
XOR $\quad \mathrm{A} \Rightarrow \mathrm{A}=\mathrm{A}$ XOR $\mathrm{A}=0$
So the result of addition is stored at memory address 1F00.

SOL 8.99 Option (D) is correct.
Let the initial state $\mathrm{Q}(\mathrm{t})=0$, So $D=\bar{Q}=1$, the output waveform is.


So frequency of the output is,

$$
f_{\text {out }}=\frac{f_{\text {in }}}{2}=\frac{10}{2}=5 \mathrm{kHz}
$$

SOL 8.100 Option (A) is correct.
This is a half-wave rectifier circuit, so the DC voltage is given by

$$
V_{d c}=\frac{V_{m}}{\pi}
$$

Equivalent circuit with forward resistance is


DC current in the circuit

$$
\begin{aligned}
& I_{d c}=\frac{\frac{V_{m}}{\pi}}{r_{f}+R}=\frac{\left(V_{m} / \pi\right)}{(5+45)} \\
& I_{d c}=\frac{V_{m}}{50 \pi}
\end{aligned}
$$

SOL 8.101 Option (B) is correct.
In the positive half cycle zener diode $\left(D_{z}\right)$ will be in reverse bias (behaves as a constant voltage source) and diode (D) is in forward bias. So equivalent circuit for positive half cycle is.


Output

$$
\begin{aligned}
V_{o} & =V_{D}+V_{z} \\
& =0.7+3.3 \\
& =4 \text { Volt }
\end{aligned}
$$

In the negative halt cycle, zener diode $\left(D_{z}\right)$ is in forward bias and diode (D)
is in reverse bias mode. So equivalent circuit is.


So the peak output is,

$$
\begin{aligned}
& V_{o}=\frac{10}{(1+1)} \times 1 \\
& V_{o}=5 \mathrm{Volt}
\end{aligned}
$$

SOL 8.102 Option (A) is correct.
For active low chip select $\overline{C S}=0$, so the address range can be obtain as,

| $A_{15} A_{14} A_{13} A_{12}$ | $A_{11} A_{10} A_{9} A_{8}$ | $A_{7} A_{6} A_{5} A_{4}$ | $A_{3} A_{2} A_{1} A_{0}$ |
| :---: | :---: | :---: | :---: |
| 1110 | 0000 | 0000 | 0000 |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |
| 1110 | 1111 | 1111 | 1111 |

So address range is E000-EFFF

SOL 8.103 Option (C) is correct.
A first order low pass filter is shown in following figure.


Transfer function

$$
H(j \omega)=\frac{V_{0}(j \omega)}{V_{1}(j \omega)}=\frac{1}{R+\frac{1}{j \omega C}} \times \frac{1}{j \omega C}=\frac{1}{j \omega c R+1}
$$

Given that $\left|H\left(j \omega_{1}\right)\right|=0.25$

$$
\begin{aligned}
\frac{1}{\sqrt{\omega_{1}^{2} C^{2} R^{2}+1}} & =\frac{1}{4} \\
16 & =\omega_{1}^{2} R^{2} C^{2}+1 \\
\omega_{1}^{2} R^{2} C^{2} & =15 \\
4 \pi^{2} f_{1}^{2}(50)^{2}\left(5 \times 10^{-6}\right)^{2} & =15 \\
f_{1} & =2.46 \mathrm{kHz}
\end{aligned}
$$

GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia

SOL 8.104 Option (A) is correct.
In the circuit, voltage at positive terminal of op-amp is given by

$$
\begin{aligned}
\frac{v_{+}-v_{o}}{10}+\frac{v_{+}-2}{3} & =0 \\
3\left(v_{+}-v_{o}\right)+10\left(v_{+}-2\right) & =0 \\
13 v_{+} & =20+3 v_{o}
\end{aligned}
$$

Output changes from +15 V to -15 V , when $v_{-}>v_{+}$

$$
v_{+}=\frac{20+(3 \times 15)}{13}=5 \text { Volt (for positive half cycle) }
$$

SOL 8.105 Option (B) is correct.
Output for each stage can be obtain as,


So final output $Y$ is.

$$
\begin{aligned}
Y & =\bar{P} \bar{Q} \cdot \bar{R} \bar{S}=\overline{(P+Q)} \cdot \overline{(R+S)} \\
& =P+Q+R+S
\end{aligned}
$$

SOL 8.106 Option (B) is correct.
We can analyze that the transistor is in active region.

In the circuit

$$
I_{C}=\frac{\beta}{(\beta+1)} I_{E}=\frac{99}{(99+1)}(1 \mathrm{~mA})=0.99 \mathrm{~mA}
$$



GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia

In the circuit

$$
\begin{aligned}
V_{B E} & =0.7 \mathrm{~V} \\
V_{E} & =I_{E} \times 1 \mathrm{k} \Omega \\
V_{B}-V_{E} & =0.7 \\
V_{B} & =0.7+1=1.7 \mathrm{volt}
\end{aligned}
$$

$$
=1 \mathrm{~V}
$$

Current through $R_{1}$

$$
\begin{aligned}
& I_{R_{1}}=\frac{V_{B}}{17 \mathrm{k} \Omega}=\frac{1.7}{17 \mathrm{k} \Omega}=100 \mu \mathrm{~A} \\
& I_{B}=\frac{I_{E}}{\beta+1}=\frac{1 \mathrm{~mA}}{(99+1)}=10 \mu \mathrm{~A}
\end{aligned}
$$

Current through $R_{F}$, by writing KCL at Base

$$
\begin{aligned}
I_{R F} & =I_{B}+I_{R 1} \\
& =10+100=110 \mu \mathrm{~A}
\end{aligned}
$$

Current through $R_{C}$

$$
I_{1}=I_{C}+I_{R F}=0.99 \mathrm{~mA}+110 \mu \mathrm{~A}=1.1 \mathrm{~mA}
$$

SOL 8.107 Option (D) is correct.
Output voltage

$$
\begin{aligned}
V_{0} & =15-I_{1} R_{C} \\
& =15-(1.1 \mathrm{~mA})(1 \mathrm{k} \Omega)=13.9 \mathrm{~V}
\end{aligned}
$$

SOL 8.108 Option (A) is correct.
Current in $R_{F}$

$$
\begin{aligned}
I_{R F} & =\frac{V_{0}-V_{B}}{R_{F}} \\
0.11 \mathrm{~mA} & =\frac{13.9-1.7 \mathrm{k} \Omega}{R_{F}} \\
R_{F} & =110.9 \mathrm{k} \Omega
\end{aligned}
$$

SOL 8.109 Option (A) is correct.
By writing node equations in the circuit

or

$$
\frac{V_{a}-V_{x}}{R}+V_{a} C s+\left(V_{a}-V_{y}\right) C s=0
$$

$$
\begin{array}{r}
V_{a}(1+2 R C s)-V_{x}-s C R V_{y}=0 \\
\left(V_{y}-V_{a}\right) C s+\frac{V_{y}}{R}=0 \\
V_{y}(1+s C R)-V_{a} s C R=0 \tag{2}
\end{array}
$$

From equation (1) \& (2)

$$
\begin{aligned}
\left(\frac{1+s C R}{s C R}\right)(1+2 s C R) V_{y}-V_{x}-s C R V_{y} & =0 \\
V_{y}\left[\frac{(1+s C R)(1+2 s C R)}{s C R}-s C R\right] & =V_{x} \\
V_{y} \frac{\left(1+3 s C R+2 s^{2} C^{2} R^{2}-s^{2} C^{2} R^{2}\right)}{s C R} & =V_{x}
\end{aligned}
$$

Transfer function

$$
\begin{aligned}
T(s)=\frac{V_{y}}{V_{x}} & =\frac{s C R}{1+3 s C R+s^{2} C^{2} R^{2}} \\
T(j \omega) & =\frac{j \omega C R}{1+j 3 \omega C R-C^{2} R^{2} \omega^{2}}=\frac{j \omega C R}{\left(1-C^{2} R^{2} \omega^{2}\right)+3 j \omega C R}
\end{aligned}
$$

SOL 8.110 Option (A) is correct.
Applying Barkhausen criterion of oscillation phase shift will be zero.

$$
\begin{aligned}
\angle T\left(j \omega_{0}\right) & =0 \\
1-C^{2} R^{2} \omega_{0}^{2} & =0 \\
\omega_{0}^{2} & =\frac{1}{R^{2} C^{2}} \\
\omega_{0} & =\frac{1}{R C}
\end{aligned}
$$

SOL 8.111 Option (C) is correct.
In figure

$$
\begin{aligned}
V_{y} & =\frac{V_{0}}{R_{F}+R} R \\
|T(j \omega)| & =\frac{V_{y}}{V_{0}}=\left|\frac{j \omega_{0} C R}{1-\omega_{0}^{2} C^{2} R^{2}+j 3 \omega_{0} C R}\right| \\
\omega & =\frac{1}{R C}
\end{aligned}
$$

So, $\quad \frac{V_{y}}{V_{0}}=\frac{j}{3 j}=\frac{1}{3}$

$$
\frac{R}{R_{F}+R}=\frac{1}{3}
$$

$R_{F}=2 R=2 \times 1=2 \mathrm{k} \Omega$
GATE Previous Year Solved Paper By RK Kanodia \& Ashish Murolia
Published by: NODIA and COMPANY

SOL 8.112 Option (C) is correct.
By writing truth table for the circuit

| CLK | $Q_{2}$ | $Q_{1}$ | $Q_{0}$ |
| :---: | :---: | :---: | :---: |
| Initially | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 2 | 0 | 1 | 0 |
| 3 | 0 | 1 | 1 |
| 4 | 1 | 0 | 0 |
|  | 1 | 0 | 1 |

All flip flops are reset. When it goes to state 101, output of NAND gate becomes 0 or $\overline{C L R}=0$, so all FFs are reset. Thus it is modulo 4 counter.

SOL 8.113 Option (A) is correct.
When the switch is closed (i.e. during $T_{\mathrm{ON}}$ ) the equivalent circuit is


Diode is off during $T_{\mathrm{ON}}$.writing KVL in the circuit.

$$
\begin{gathered}
100-\left(100 \times 10^{-6}\right) \frac{d i}{d t}=0 \\
\frac{d i}{d t}=10^{6} \\
i=\int 10^{6} d t=10^{6} t+i(0)
\end{gathered}
$$

Since initial current is zero $i(0)=0$
So, $\quad i=10^{6} t$
After a duration of $\mathrm{T}_{\mathrm{ON}}$ the current will be maximum given as

$$
i_{\text {Peak }}=10^{6} \mathrm{~T}_{\mathrm{ON}}
$$

When the switch is opened (i.e. during $T_{\text {off }}$ ) the equivalent circuit is


Diode is ON during $T_{\text {off }}$, writing KVL again

$$
\begin{aligned}
500 & =-\left(100 \times 10^{-6}\right) \frac{d i}{d t} \\
i & =-5 \times 10^{6} t+i(0)
\end{aligned}
$$

$$
i(0)=i_{p}=10^{6} T_{\mathrm{ON}}
$$

So,

$$
i=-5 \times 10^{6} t+10^{6} \mathrm{~T}_{\mathrm{ON}}
$$

After a duration of $\mathrm{T}_{\text {off }}$, current $i=0$

$$
\begin{array}{lrl}
\text { So, } & 0 & =-5 \times 10^{6} t \mathrm{~T}_{\text {off }}+10^{6} \mathrm{~T}_{\mathrm{ON}} \\
\Rightarrow & \mathrm{~T}_{\mathrm{ON}} & =5 \mathrm{~T}_{\text {off }}
\end{array}
$$

Given that

$$
\begin{gathered}
\mathrm{T}_{\mathrm{ON}}+\mathrm{T}_{\text {off }}=100 \mu \mathrm{sec} \\
\mathrm{~T}_{\mathrm{ON}}+\frac{\mathrm{T}_{\mathrm{ON}}}{5}=100 \mu \mathrm{sec} \\
\mathrm{~T}_{\mathrm{ON}}=\frac{100}{1.2}=63.33 \mu \mathrm{sec}
\end{gathered}
$$

Peak current

$$
\begin{aligned}
i_{p} & =10^{6} \times \mathrm{T}_{\mathrm{ON}} \\
& =63.33 \times 10^{-6} \times 10^{6}=63.33 \mathrm{~A}
\end{aligned}
$$

SOL 8.114 Option (C) is correct.
When the switch is opened, current flows through capacitor and diode is ON in this condition.
so the equivalent circuit during $T_{\mathrm{OFF}}$ is


$$
\begin{aligned}
I & =C \frac{d V_{c}}{d t} \\
\Rightarrow \quad V_{c} & =\frac{I}{C} t+V_{c}(0)
\end{aligned}
$$

Initially

$$
V_{c}(0)=0
$$

$$
V_{c}=\frac{I}{C} t
$$

At

$$
t=\mathrm{T}_{\text {off }}
$$

$$
V_{c}=\frac{I}{C} T_{\mathrm{off}}
$$

Duty cycle

$$
\begin{aligned}
D & =\frac{T_{\mathrm{ON}}}{T_{\mathrm{ON}}+T_{\mathrm{OFF}}}=\frac{T_{\mathrm{ON}}}{T} \\
\mathrm{~T}_{\mathrm{ON}} & =D T \\
T_{\mathrm{OFF}} & =T-T_{\mathrm{ON}}=T-D T
\end{aligned}
$$

So,

$$
\begin{aligned}
V_{c} & =\frac{I}{C}(T-D T) \\
& =\frac{I}{C}(1-D) T
\end{aligned}
$$

During $T_{\mathrm{OFF}}$, output voltage $V_{0}=0$ volt.

SOL 8.115 Option (B) is correct.
When the switch is closed, diode is off and the circuit is


In steady state condition

$$
\begin{array}{rlr}
C \frac{d V_{c}}{d t} & =I_{2} \\
I_{2} & =C \frac{I}{C} \\
V_{0} & =-V_{c}=\frac{-I}{C} t & \because \frac{d V_{c}}{d t}=\frac{I}{C}
\end{array}
$$

Average output voltage

$$
\begin{aligned}
V_{0} & =\frac{1}{T}\left[\int_{0}^{D T=T_{\text {on }}}\left(-\frac{I}{C} t\right) d t+\int_{0}^{T_{\text {ofF }}} 0 d t\right] \\
& =-\frac{1}{T} \cdot \frac{I}{C}\left[\frac{t^{2}}{2}\right]_{0}^{D T}=-\frac{1}{T} \cdot \frac{I}{C} \cdot \frac{D^{2} T^{2}}{2}=-\frac{I}{C} \frac{D^{2}}{2} \cdot T
\end{aligned}
$$

SOL 8.116 Option (B) is correct.
Equivalent hybrid circuit of given transistor amplifier when $R_{E}$ is by passed is shown below.


In the circuit

$$
\begin{align*}
i_{b} & =\frac{v_{s}}{h_{i e}}  \tag{1}\\
v_{o} & =h_{f e} i_{b} \cdot R_{C}=h_{f e} \cdot \frac{v_{s}}{h_{i e}} \cdot R_{C}
\end{align*}
$$

Voltage gain $A_{v_{1}}=\frac{v_{o}}{v_{i}}=\frac{h_{f e} R_{C}}{h_{i e}}$
Equivalent hybrid circuit when $R_{E}$ is not bypassed by the capacitor.


In the circuit

$$
\begin{align*}
v_{s} & =i_{b} h_{i e}+\left(i_{b}+h_{f e} i_{b}\right) R_{E} \\
v_{s} & =i_{b}\left[h_{i e}+\left(1+h_{f e}\right) R_{E}\right]  \tag{2}\\
v_{0} & =h_{f e} i_{b} . R_{C} \tag{3}
\end{align*}
$$

from equation (2) and (3)

$$
v_{0}=h_{f e} \cdot R_{C} \frac{v_{s}}{h_{i e}+\left(1+h_{f e}\right) R_{E}}
$$

Voltage gain, $\quad A v_{2}=\frac{v_{0}}{v_{s}}=\frac{h_{f e} R_{C}}{h_{i e}+\left(1+h_{f e}\right) R_{E}}$
So $\quad \frac{A v_{1}}{A v_{2}}=\frac{h_{i e}+\left(1+h_{f e}\right) R_{E}}{h_{i e}}=1+\frac{\left(1+h_{f e}\right) R_{E}}{h_{i e}}$

$$
A_{v_{2}}<A_{v_{1}}
$$

SOL 8.117 Option (C) is correct.
Conversion time for different type of ADC is given as
Counting type $T_{T} \rightarrow$ Conversion time
$T_{T}=2^{n} T_{C} \quad T_{C} \rightarrow$ Clock period
Integrating type

$$
T_{T}=2^{n+1} T_{C}
$$

Successive Approximation type

$$
T_{T}=n T_{C}
$$

Parallel (flash) type $\rightarrow$ fastest
Conversion time is highest for integrating type ADC. So it is slowest.

SOL 8.118 Option (D) is correct.

$$
F=\overline{A+B}(\mathrm{NOR})
$$

Output is 1 when $A=B=0$
OR,

$$
F=\mathrm{A} \odot \mathrm{~B}(\mathrm{Ex}-\mathrm{NOR})
$$

Output is 1 when $A=B=0$

SOL 8.119 Option (B) is correct.
Output of the multiplexer is written as

$$
\begin{array}{rlr}
f & =I_{0} \overline{S_{1}} \overline{S_{0}}+I_{1} \overline{S_{1}} S_{0}+I_{2} S_{1} \overline{S_{0}}+I_{3} S_{1} S_{0} \\
& I_{0} & =0, I_{1}=I_{2}=I_{3}=1 \\
& f & =0+\bar{x} y+x \bar{y}+x y=\bar{x} y+x \bar{y}+x y \\
& =\bar{x} y+x(y+\bar{y})=\bar{x} y+x & \\
& =(\bar{x}+x)(x+y) & \because y+\bar{y}=1 \\
& =x+y & A+B C=(A+B)(A+C) \\
& \because \bar{x}+x=1
\end{array}
$$

SOL 8.120 Option (C) is correct.
Since gain-bandwidth product remains constant
Therefore $10^{5} \times 10=100 \times f_{C L}$

$$
f_{C L}=10 \mathrm{kHz}
$$

SOL 8.121 Option (B) is correct.
Given circuit is an astable multi vibrator circuit, time period is given as

$$
T=2 \tau \ln \left(\frac{1+\beta}{1-\beta}\right), \quad \tau=R C
$$

$\beta \rightarrow$ feedback factor


$$
\beta=\frac{v_{+}}{v_{o}}=\frac{1}{2}
$$

So,

$$
T=2 \tau \ln \left(\frac{1+\frac{1}{2}}{1-\frac{1}{2}}\right)=2 \tau \ln 3
$$

SOL 8.122 Option (C) is correct.
MVI A, $10 \mathrm{H} \Rightarrow \operatorname{MOV}(10)_{\mathrm{H}}$ in accumulator

$$
\mathrm{A}=(10) \mathrm{H}
$$

MVI B, $10 \mathrm{H} \Rightarrow \operatorname{MOV}(10)_{\mathrm{H}}$ in register B

$$
\mathrm{B}=(10)_{\mathrm{H}}
$$

BACK : NOP
$\mathrm{ADDB} \Rightarrow$ Adds contents of register B to accumulator and result stores in accumulator

$$
\begin{aligned}
& \mathrm{A}=A+B=(10)_{\mathrm{H}}+(10)_{\mathrm{H}} \\
& \left.\begin{array}{rl}
0 & 0
\end{array}\right) 100000 \\
& \mathrm{ADD} 000100000 \\
& A=001 \\
& \hline
\end{aligned}
$$

RLC $\Rightarrow$ Rotate accumulator left without carry

$$
\begin{array}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{array} \quad \mathrm{CY}=0
$$

RLC | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

JNC BACK $\Rightarrow$ JUMP TO Back if $C Y=0$
NOP
$\mathrm{ADD} \mathrm{B} \Rightarrow \mathrm{A}=A+B$ $=(40)_{\mathrm{H}}+(10)_{\mathrm{H}}$

01000000
ADD 00010000
$A=01010000$

$$
=(60)_{\mathrm{H}}
$$

| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad \mathrm{CY}=0$

RLC

A | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad \mathrm{CY}=0$

$\mathrm{A}=(\mathrm{A} 0)_{\mathrm{H}}$
JNC BACK
NOP
$\mathrm{ADDB} \Rightarrow \mathrm{A}=\mathrm{A}+\mathrm{B}$
$=(\mathrm{A} 0)_{\mathrm{H}}+(10)_{\mathrm{H}}$ 10100000

ADD 00010000

$$
A=10110000
$$

$$
\mathrm{A}=(\mathrm{B} 0)_{\mathrm{H}}
$$

| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad \mathrm{CY}=0$

RLC
A


CY $=1$ So it goes to HLT.
therefore NOP will be executed 3 times.

SOL 8.123 Option (D) is correct.
Leakage current is given by

$$
\begin{aligned}
I_{\text {Leakage }}=\frac{Q^{\prime}}{t} & =\frac{0.5 \times \frac{1}{100} \times Q}{t}=\frac{0.5 \times \frac{1}{100} \times C V}{t} \\
& =\frac{0.5 \times 10^{-2} \times 0.1 \times 10^{-9} \times 5}{1 \times 10^{-6}} \\
& =\frac{25 \times 10^{-13}}{10^{-6}}=2.5 \times 10^{-6}=2.5 \mu \mathrm{~A}
\end{aligned}
$$

## SOL 8.124 Option (A) is correct.

Slew rate is defined as the maximum rate of change in output voltage per unit time.

$$
\text { Slew rate }=\frac{d v_{0}}{d t}
$$

For voltage follower, $\quad v_{0}=v_{i n}$
So,

$$
\begin{aligned}
\text { Slew rate } & =\frac{d v_{i n}}{d t}, \quad v_{i n}=10 \sin \omega t \\
& =\frac{d}{d t}(10 \sin \omega t)=10 \omega \cos \omega t \\
& =10 \omega=62.8 \mathrm{volt} / \mu \sec \text { (given) } \\
10 \times 2 \pi f & =62.8 \times 10^{6} \\
f & =\frac{62.8 \times 10^{6}}{62.8}=1 \mathrm{MHz}
\end{aligned}
$$

SOL 8.125 Option (C) is correct.
Trans conductance of an n-channel JFET, is given by.

$$
g_{m}=\frac{\partial I_{D S}}{\partial V_{G S}}=\frac{-2 I_{D S S}}{V_{P}}\left(1-\frac{V_{G S}}{V_{P}}\right)
$$

Trans conductance $\left(g_{m}\right)$ is maximum when gate - to - source voltage

$$
\begin{aligned}
V_{G S} & =0 \\
\left(g_{m}\right)_{\max } & =\frac{-2 I_{D S S}}{V_{P}}
\end{aligned}
$$

So,

$$
g_{m}=\left(g_{m}\right)_{\max }\left(1-\frac{V_{G S}}{V_{P}}\right)
$$

Here

$$
\begin{aligned}
1 & =\left(g_{m}\right)_{\max }\left[1-\frac{(-3)}{(-5)}\right]=\left(g_{m}\right)_{\max } \times \frac{2}{5} \\
\left(g_{m}\right)_{\max } & =\frac{5}{2}=2.5
\end{aligned}
$$

SOL 8.126 Option () is correct.
The circuit is a synchronous counter.
Where input to the flip flops are

$$
\begin{gathered}
D_{3}=\overline{Q_{3}+Q_{2}+Q_{1}} \\
D_{2}=Q_{3}, D_{1}=Q_{2}, D_{0}=Q_{1}
\end{gathered}
$$

Truth table of the circuit can be drawn as

| CLK | $\mathrm{Q}_{3}$ | $\mathrm{Q}_{2}$ | $\mathrm{Q}_{1}$ | $\mathrm{Q}_{0}$ |
| :---: | :---: | :---: | :---: | :---: |
| Initial state | 1 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 |
| 2 | 0 | 0 | 1 | 1 |
| 3 | 0 | 0 | 0 | 1 |
| 4 | 1 | 0 | 0 | 0 |
| 5 | 0 | 1 | 0 | 0 |
| 6 | 0 | 0 | 1 | 0 |
| 7 | 0 | 0 | 0 | 1 |
| 8 | 1 | 0 | 0 | 0 |

From the truth table we can see that counter states at $N=4$ and $N=8$ are same. So mod number is 4 .

SOL 8.127 Option (B) is correct.
In the circuit


Writing node equation in the circuit at the negative terminal of op amp-1

$$
\begin{align*}
\frac{v_{1}-1}{1}+\frac{v_{1}-v_{2}}{2} & =0 \\
3 v_{1}-v_{2} & =2 \tag{1}
\end{align*}
$$

Similarly, at the positive terminal of op amp-1

$$
\frac{v_{1}-v_{o}}{3}+\frac{v_{1}-0}{1}=0
$$

$$
\begin{equation*}
4 v_{1}-v_{o}=0 \tag{2}
\end{equation*}
$$

At the negative terminals of op-amp-2

$$
\begin{align*}
\left(\frac{-1-v_{2}}{4}\right)+\left(\frac{-1-v_{o}}{8}\right) & =0 \\
-2-2 v_{2}-1-v_{o} & =0 \\
v_{o}+2 v_{2} & =-3 \tag{3}
\end{align*}
$$

From equation (1) and (2)

$$
3 \frac{v_{o}}{4}-2 v_{2}=1
$$

From equation (3)

$$
\begin{aligned}
\frac{3}{4} v_{o}-2\left(-3-v_{o}\right) & =1 \\
\frac{3}{4} v_{o}+v_{o} & =-5 \\
\frac{7}{4} v_{o} & =-5 \\
v_{o} & =-\frac{20}{7} \mathrm{volt}
\end{aligned}
$$

SOL 8.128 Option (C) is correct.
Small signal circuit is (mid-band frequency range)


$$
\begin{aligned}
C_{E} & \rightarrow 0, \text { for mid-band frequencies } \\
v_{o} & =-g_{m} v_{\pi} R_{C}
\end{aligned}
$$

In the input loop

So, $\quad v_{o}=\frac{-g_{m} R_{C} r_{\pi} v_{i}}{R_{B}+r_{\pi}}$
Gain

$$
A_{v}=\frac{v_{o}}{v_{i}}=\frac{-g_{m} r_{\pi} R_{C}}{R_{B}+r_{\pi}}
$$

Trans-conductance

$$
\begin{aligned}
g_{m} & =\frac{I_{C}}{V_{T}}=\frac{(1 \mathrm{~mA})}{(26 \mathrm{mV})}=\frac{1}{26} \mathrm{~A} / \mathrm{V} \\
g_{m} r_{\pi} & =\beta_{0} \Rightarrow r_{\pi}=\frac{\beta_{0}}{g_{m}}=200 \times 26=5.2 \mathrm{k} \Omega
\end{aligned}
$$

So gain $\quad A_{v}=\frac{-200 \times(1 \mathrm{k} \Omega)}{(25 \mathrm{k} \Omega+5.2 \mathrm{k} \Omega)}=-6.62$

SOL 8.129 Option (B) is correct.
Cut off frequency due to $C_{E}$ is obtained as


$$
f_{0}=\frac{1}{2 \pi R_{e q} C_{E}}
$$

Req $\rightarrow$ Equivalent resistance seen through capacitor $C_{E}$


$$
\begin{aligned}
& \text { Req }=R_{E} \| R_{B}+r_{\pi}=\frac{R_{E}\left(R_{B}+r_{\pi}\right)}{R_{E}+R_{B}+r_{\pi}} \\
& \text { So } \\
& f_{0}=\frac{1\left(R_{E}+R_{B}+r_{\pi}\right)}{2 \pi R_{E}\left(R_{B}+r_{\pi}\right) C_{E}}=10 \mathrm{~Hz} \text { (given) } \\
& \text { So, } \quad C_{E}=\frac{(0.1+25+5.2) \times 10^{3}}{2 \pi \times 0.1(25+5.2) \times 10^{6}}=1.59 \mathrm{mF}
\end{aligned}
$$

SOL 8.130 Option (D) is correct.
We can approximately analyze the circuit at low and high frequencies as following.
For low frequencies $\omega \rightarrow 0 \Rightarrow \frac{1}{\omega_{c}} \rightarrow \infty$ (i.e. capacitor is open)
Equivalent circuit is


So, it does not pass the low frequencies.
For high frequencies $\omega \rightarrow \infty \Rightarrow \frac{1}{\omega_{c}} \rightarrow 0$ (i.e. capacitor is short)
Equivalent circuit is


$$
v_{o}=-\frac{R_{2}}{R_{1}} v_{i}
$$

So it does pass the high frequencies. This is a high pass filter.

SOL 8.131 At high frequency $\omega \rightarrow \infty \Rightarrow \frac{1}{\omega_{c}} \rightarrow 0$, capacitor behaves as short circuit and gain of the filter is given as

$$
\begin{aligned}
\left|A_{v}\right| & =\left|-\frac{R_{2}}{R_{1}}\right|=10 \\
R_{2} & =10 R_{1}
\end{aligned}
$$

Input resistance of the circuit $R_{\text {in }}=R_{1}=100 \mathrm{k} \Omega$
So,

$$
R_{2}=10 \times 100 \mathrm{k} \Omega=1 \mathrm{M} \Omega
$$

Transfer function of the circuit

$$
\frac{V_{o}(j \omega)}{V_{i}(j \omega)}=\frac{-j \omega R_{2} C}{1+j \omega R_{1} C}
$$

High frequency gain $\left|A_{v \infty}\right|=10$
At cutoff frequency gain is

$$
\begin{aligned}
\left|A_{v}\right| & =\frac{10}{\sqrt{2}}=\left|\frac{-j \omega_{c} R_{2} C}{1+j \omega_{c} R_{1} C}\right| \\
\frac{10}{\sqrt{2}} & =\frac{\omega_{c} R_{2} C}{\sqrt{1+\omega_{c}^{2} R_{1}^{2} C^{2}}} \\
100+100 \omega_{c}^{2} R_{1}^{2} C^{2} & =2 \omega_{c}^{2} R_{2}^{2} C^{2} \\
100+100 \times \omega_{c}^{2} \times 10^{10} \times C^{2} & =2 \times \omega_{c}^{2} \times 10^{12} \times C^{2} \\
100 & =\omega_{c}^{2} C^{2} \times 10^{12} \\
C^{2} & =\frac{100}{\omega_{c}^{2} \times 10^{12}} \\
C & =\frac{1}{2 \pi f_{c} \times 10^{4}}=\frac{1}{2 \times 3.14 \times 10^{3} \times 10^{4}} \\
& =15.92 \mathrm{nF}
\end{aligned}
$$

