## Computer System Architecture MCQ

Which is an important data transfer technique:

1.

Soft disk

b.

a.	CPU
b.	DMA
c.	CAD
d.	None of these
2.	Which device can be thought of as transducers which can sense physical effects and convert them into
mac	chine-tractable data:
a.	Storage devices
b.	Peripheral devices
c.	Both
d.	None
3.	Which devices are usually designed on the complex electromechanical principle:
a.	Storage devices
b.	Peripheral devices
C.	Input devices
d.	All of these
4.	Which disk is one of the important I/O devices and its most commonly used as permanent storage
dev	ices in any processor:
a.	Hard disk
b.	Optical disk
C.	Magneto disk
d.	Magneto Optical disk
5.	In storage devices PC have hard disk having capacities in the range of:
a.	12GB to 15GB
b.	15GB to 20GB
C.	20GB to 80GB
d.	80GB to 85GB
6.	Which disk is a 3.5-inch diskette with a capacity of 1.44MB.
a.	Soft disk
b.	Floppy disk
C.	Both
d.	None
7.	Which has a large storage capacity of 2 to 8GB.
a.	Magnetic tape
b.	Magnetic disk
C.	Soft disk
d.	Floppy disk
8.	Which disk read the data by reflecting pulses of laser beams on the surface.
a.	Magnetic disk

c.	Floppy disk
d.	Optical disk
9.	Data access time of optical disk varies from 200 to 350minutes with transfer rate of:
a.	130KB/s to 400KB/s
b.	130KB/s to 500KB/s
c.	150KB/s to 600KB/s
d.	150KB/s to 800KB/s
10.	NAND type flash memory data storage devices integrated with a interface.
a.	ATM
b.	LAN
C.	USB
d.	DBMS
11.	Which disk is based on the same principle as the optical disk:
a.	Optical disk
b.	Magnetic disk
C.	Magneto-optical disk
d.	All of these
12.	WAN stands for:
a.	Wide area network
b.	Word area network
c.	World area network
d.	Window area network
13.	The human-interactive I/O devices can be further categorized as:
a.	Direct
b.	Indirect
c.	Both
d.	None
14.	I/O devices are categorized in 2 parts are:
a.	Character devices
b.	Block devices
c.	Numeral devices
d.	Both a & b
15.	UART stands for:
a.	Universal asynchronization receiver/transmitter
b.	Universal asynchronous receiver/transmitter
C.	United asynchronous receiver/transmitter
d.	Universal automatic receiver/transmitter
16.	Which are following pointing devices:
a.	Light pen
b.	Joystick
C.	Mouse
d.	All of these
17.	Full form of LED:

Light emitting diode

Light encounter destination

a.

b.

C.	Live emitting diode
d.	None of these
18.	In mouse we use pair of LED:
a.	Optical
b.	Digital
C.	Analog
d.	All of these
19.	is device that is designed for gaming purposes and based on principle of electricity.
a.	Joy
b.	Stick
C.	Joystick
d.	None of these
20.	Joystick uses shaft potentiometers for:
a.	X-Y DIRECTION
b.	Only X direction
C.	Only Y direction
d.	All of these
21.	Full form of ADC:
a.	Analog to digital converter
b.	Digital to analog converter
C.	Accumulator digital converter
d.	All of these
22.	A system that enables computer to recognize human voice called:
a.	Voice system
b.	Voice input system
C.	Input system
d.	None of these
23.	2 commonly used voice input systems are:
a.	Micro
b.	Microphone
C.	Voice recognition software
d.	Both b & c
24.	Optical scanner devices are:
a.	MICR
b.	OMR
C.	OCR
d.	All of these
25.	MICR stands for:
a.	Magnetic ink character recognition
b.	Magnetic initiate character recognition
C.	Both a & b
d.	None of these
26.	technique is used in evaluating objective answer sheets.
a.	Optical Mark Reader
b.	Optical Marker Reader

c.	Optical Marker Reading
d.	All of these
27.	technique help in banking sector:
a.	OCR
b.	OMR
c.	MICR
d.	None of these
28.	camera records image, converts it into digital format via ADC and stores it on a frame buffer:
a.	Video
b.	Without video
c.	Audio
d.	None of these
29.	Sensors are type of devices:
a.	Interactive
b.	Non-interactive
C.	Interaction
d.	Intermediate
30.	Output devices commonly referred as:
a.	Terminals
b.	Host
C.	Receivers
d.	Senders
31.	Terminals classified in to 2 types are:
a.	Hard copy
b.	Soft copy
C.	Both a & b
d.	None of these
32.	VDU stands for:
a.	Video display unit
b.	Visual display unit
C.	Visual data unit
d.	None of these
33.	A monitor consists of :
a.	ARU
b.	BRT
C.	CRT
d.	ARU
34.	LCD stands for:
a.	Liquid crystal display
b.	Liquid catalog display
C.	Liquid crystal data
d.	Liquid code display
35.	The size of monitor ranges from:
a.	12–12 inch

b. **12–21 inch** 

C.	21–12 inch
d.	21-11 inch
36.	Range of color depends on:
a.	Number of bits code lines with each pixel
b.	Number of bits associated with each pixel
c.	Number of instructions associated with each pixel
d.	Number of code associated with each pixel
37.	Which parameter defines number of times electron beam scans screen in a second:
a.	Refresh rate
b.	Data transfer rate
C.	Pitch rate
d.	All of these
38.	Refresh rate refresh screen up to:
a.	30 Hz per frame
b.	33 Hz per frame
C.	44 Hz per frame
d.	20 Hz per frame
39.	Printer speed ispages per minute:
a.	13
b.	12
c.	11
d.	10
40.	Printer is a.
a.	Hardcopy
b.	Softcopy
C.	Both a & b
d.	None of these
41.	Laser printer is type of:
a.	Impact printer
b.	Non-impact printer
c.	Both a & b
d.	None of these
42.	printer print 120 to 200 characters per second:
a.	Dot-matrix
b.	Laser
C.	Line
d.	None of these
43.	In printing, each character is printed on the paper by striking a pin or hammer against an inked
ribl	oon:
a.	Non-impact printing
b.	Impact printing
C.	Both a & b
d.	None of these
44.	Dot matrix printer is 2 types is:

a. Daisy wheels

b. Matrix printer	
c. High quality matrix printer	
d. Both a & c	
45. In daisy wheel printer can print 40 character/second and bold characters are achieved by overprinting	the
text:	
a. Four times	
b. Double	
c. Once	
d. Thrice	
46printers spray tiny droplets of coloured inks on the paper and pattern depends on how nozzle	;
sprays the ink.	
a. Inkjet printer	
b. Laser printer	
c. Daisy wheel	
d. Dot matrix printer	
47. Laser printer is a type of :	
a. Impact printing	
b. Non-impact printing	
c. Both a & b	
d. None of these	
48are used for printing big charts, drawings, maps and 3 dimensional illustrations specially for	
architectural and designing purposes:	
a. Printers	
b. Plotters	
c. Speakers	
d. Mouse	
49. DAC stands for:	
a. Digital to analog converter	
b. Analog to digital converter	
c. Only digital converter	
d. Only analog converter	
50. In text to speech, speech is synthesized using lookup table of and these clubbed together to	
form:	
a. Phonemes, Words	
b. Phonemes, Sentences	
c. Character, Phonemes	
d. Word, Character	
51interface is an entity that controls data transfer from external device, main memory and or CPU	
registers:	
a. I/O interface	
b. CPU interface	
c. Input interface	
d. Output interface	
52. The operating mode of I/O devices is for different device:	
a Sama	

b.	Different
c.	Optimum
d.	Medium
53.	To resolve problems of I/O devices there is a special hardware component between CPU and to
sup	ervise and synchronize all input output transfers:
a.	Software
b.	Hardware
c.	Peripheral
d.	None of these
54.	I/O modules are designed with aims to:
a.	Achieve device independence
b.	Handle errors
c.	Speed up transfer of data
d.	Handle deadlocks
e.	Enable multi-user systems to use dedicated device
f.	All of these
55.	IDE is a controller.
a.	Disk
b.	Floppy
c.	Hard
d.	None of these
56.	In devices, controller is used for:
a.	Buffering the data
b.	Manipulate the data
c.	Calculate the data
d.	Input the data
57.	By which signal flow of traffic between internal and external devices is done:
a.	Only control signal
b.	Only timing signal
C.	Control and timing signal
d.	None of these
58.	In devices 2 status reporting signals are:
a.	BUSY
b.	READY
C.	Both a & b
d.	None of these
59.	I/O module must recognize a address for each peripheral it controls.
a.	Long
b.	Same
c.	Unique
d.	Bigger
60.	Each interaction b/w CPU and I/O module involves.
a.	Bus arbitration
b.	Bus revolution

Data bus

- d. Control signals
- 61. Which are 4 types of commands received by an interface:
- a. Control, status, data output, data input
- b. Only data input
- c. Control, flag, data output, address arbitration
- d. Data input, data output, status bit, decoder
- 62. Two ways in which computer buses can communicate with memory in case of I/O devices by using:
- a. Separate buses for memory and I/O device
- b. Common bus for memory and I/O device
- c. both a & b
- d. none of these
- 63. There are 2 ways in which addressing can be done in memory and I/O device:
- a. Isolated I/O
- b. Memory-mapped I/O
- c. Both a & b
- d. None of these
- 64. Advantages of isolated I/O are:
- a. Commonly usable
- b. Small number of I/O instructions
- c. Both a & b
- d. None of these
- 65. In \_\_\_\_\_ addressing technique separate address space is used for both memory and I/O device.
- a. Memory-mapped I/O
- b. Isolated I/O
- c. Both a & b
- d. None of these
- 66. \_\_\_\_\_ is a single address space for storing both memory and I/O devices.
- a. Memory-mapped I/O
- b. Isolated I/O
- c. Separate I/O
- d. Optimum I/O
- 67. Following are the disadvantages of memory-mapped I/O are:
- a. Valuable memory address space used up
- b. I/O module register treated as memory addresses
- c. Same machine intersection used to access both memory and I/O device
- d. All of these
- 68. Who determine the address of I/O interface:
- a. Register select
- b. Chip select
- c. Both a & b
- d. None of these
- 69. 2 control lines in I/O interface is:
- a. RD, WR
- b. RD,DATA
- c. WR, DATA

d.	RD, MEMORY
70.	In I/O interface RS1 and RSO are used for selecting.
a.	Memory
b.	Register
c.	CPU
d.	Buffer
71.	If CPU and I/O interface share a common bus than transfer of data b/w 2 units is said to be:
a.	Synchronous
b.	Asynchronous
C.	Clock dependent
d.	Decoder independent
72.	All the operations in a digital system are synchronized by a clock that is generated by:
a.	Clock
b.	Pulse
c.	Pulse generator
d.	Bus
73.	Asynchronous means:
a.	Not in step with the elapse of address
b.	Not in step with the elapse of control
C.	Not in step with the elapse of data
d.	Not in step with the elapse of time
74.	is a single control line that informs destination unit that a valid is available on the bus:
a.	Strobe
b.	Handshaking
C.	Synchronous
d.	Asynchronous
75.	What is disadvantage of strobe scheme:
a.	No surety that destination received data before source removes it
b.	Destination unit transfer without knowing whether source placed data on data bus
C.	Can't said
d.	Both a & b
76.	In technique has 1 or more control signal for acknowledgement that is used for intimation.
a.	Handshaking
b.	Strobe
C.	Both a & b
d.	None of these
77.	The keyboard has a asynchronous transfer mode.
a.	Parallel
b.	Serial
C.	Optimum
d.	None
	Intransfer each bit is sent one after the another in a sequence of event and requires just one line
a.	Serial
b.	Parallel
C.	Both a & b

d.	None of these
79.	Modes of transfer b/w computer and I/O device are:
a.	Programmed I/O
b.	Interrupt-initiated I/O
C.	DMA
d.	Dedicated processor such as IOP and DCP
e.	All of these
80.	operations are the results of I/O operations that are written in the computer program:
a.	Programmed I/O
b.	DMA
C.	Handshaking
d.	Strobe
81.	is a dedicated processor that combines interface unit and DMA as one unit.
a.	Input-Output Processor
b.	Only input processor
C.	Only output processor
d.	None of these
82.	is a special purpose dedicated processor that is designed specially designed for data transfer in
net	work:
a.	Data Processor
b.	Data Communication Processor
C.	DMA Processor
d.	Interrupt Processor
83.	processor has to check continuously till device becomes ready for transferring the data:
a.	Interrupt-initiated I/O
b.	DMA
C.	IOP
d.	DCP
84.	Interrupt-driven I/O data transfer technique is based on concept:
a.	On demand processing
b.	Off demand processing
C.	Both a & b
d.	None of these
85.	Which technique helps processor to run a program concurrently with I/O operations.
a.	Interrupt driven I/O
b.	DMA
C.	IOP
d.	DCP
86.	3 types of exceptions are:
a.	Interrupts
b.	Traps
C.	System calls
d.	All of these
87.	Which exception is also called software interrupt.

Interrupt

b.	System calls
C.	Traps
d.	All of these
88.	User programs interact with I/O devices through:
a.	Operating system
b.	Hardware
c.	Сри
d.	Microprocessor
89.	Which table handle store address of interrupt handling subroutine.
a.	Interrupt vector table
b.	Vector table
C.	Symbol link table
d.	None of these
90.	Which technique is used that identifies the highest priority resource by means of software.
a.	Daisy chaining
b.	Polling
C.	Priority
d.	Chaining
91.	interrupt establishes a priority over the various sources to determine which request should be
ente	ertained first:
a.	Priority interrupt
b.	Polling
C.	Daisy chaining
d.	None of these
92.	method is used to establish priority by serially connecting all devices that request an interrupt.
a.	Polling
b.	Daisy chaining
C.	Priority
d.	None of these
93.	In daisy chaining device 0 will pass signal only if it has:
a.	Interrupt request
b.	No interrupt request
C.	Both a & b
d.	None of these
94.	VAD stands for:
a.	Vector address
b.	Symbol address
C.	Link address
d.	None of these
95.	interrupt method uses a register whose bits are set separately by interrupt signal for each device:
a.	Parallel priority interrupt
b.	Serial priority interrupt
C.	Both a & b
d.	None of these
96.	register is used whose purpose is to control status of each interrupt request in parallel priority

## interrupt: a. Mass b. Mark Make C. Mask d. 97. The ANDed output of bits of interrupt register and mask register are set as input of: Priority decoder a. Priority encoder b. Priority decoder C. Multiplexer d. 98. Which 2 output bits of priority encoder are the part of vector address for each interrupt source in parallel priority interrupt. AO and A1 a. b. A0 and A2 A0 and A3 C. A1 and A2 d. 99. What is the purpose 100. of AO and A1 output bits of priority encoder in parallel priority. Tell data bus which device is to entertained and stored in VAD a. Tell subroutine which device is to entertained and stored in VAD b. Tell subroutine which device is to entertained and stored in SAD C. d. Tell program which device is to entertained and stored in VAD When CPU invokes a subroutine it performs following functions. 101. Pushes updated PC content(return address) on stack a. Loads PC with starting address of subroutine b. Loads PC with starting address of ALU c. Both a & b d. 102. DMAC stands for: Direct memory access controller a. Direct memory accumulator controller b. Direct memory access content C. d. Direct main access controller 103. IOP stands for: a. Input output processor 104. DCP stands for: Data communication processor a. 105. Which may be classified as a processor with the direct memory access capability that communicates with I/O devices: DCP a. b. IOP Both d. None 106. The processor that communicates with remote terminals like telephone or any other serial communication media in serial fashion is called \_\_\_\_

**DCP** 

a.

b.	IOP
c.	Both
d.	None
107.	Instruction that are used for reading from memory by an IOP called:
a.	Commands
b.	Block diagram
C.	Interrupt
d.	None of these
108.	Data communication with a remote device a special data communication is used
a.	Multiprocessor
b.	Serial communication
C.	DCP
d.	IOP
109.	CRC stands for:
a.	Cyclic redundancy check
110.	Which is used for synchronous data, PID is process ID, followed by message, CRC code and EOP
indic	eating end of block.
a.	DCP
b.	CRC
C.	IOP
d.	SYNC
111.	v C 1
a.	Transmission
b.	Synchronous communication
C.	Multiprocessor
d.	All of these
112.	Multiprocessor use than two CPUs assembled in single system unit:
a.	One or More
b.	Two or More
C.	One or One
d.	Two or Two
113.	Which refers the execution of various software process concurrently:
a.	Multiprocessor
b.	Serial communication
C.	DCP
d.	IOP
114.	Which is used for this and known as high speed buffer exist with almost each process?
a.	Primary
b.	RAM
C.	Cache
d.	None of these
115.	, ē , <u>, —</u>
a.	Internetworking facilities
b.	Interconnection facilities
C.	Both a & b

d.	None of these
116.	Multiprocessor uses large caches but limited process that shares
a.	Memory bus
b.	Single memory bus
C.	Double memory bus
d.	None of these
117.	Distributed are shares also referred to as tightly coupled and loosely coupled multiprocessor
respe	ctively and hence called
a.	Coupled multiprocessor
b.	Shared multiprocessor
C.	Distributed multiprocessor
d.	None of these
118.	Which consist if a numbers of processor can be accessed among various shared memory modules?
a.	Coupled memory multiprocessor
b.	Shared memory multiprocessor
C.	Distributed memory multiprocessor
d.	None of these
119.	Which keeps a number of processors in which virtual storage space is assigned for redundant
exect	ation.
a.	Coupled memory multiprocessor
b.	Shared memory multiprocessor
C.	Distributed memory multiprocessor
d.	None of these
120.	The memory capacity in system is considered because the connecting processors are used:
a.	Network
b.	Internet
C.	Intranet
d.	None of these
121.	Intercrosses arbitration system for multiprocessor shares a:
a.	Primary bus
b.	Common bus
C.	Domain bus
d.	All of these
122.	Which is used to decentralize the decision to avail greater flexibility to the system that makes
proce	essor or microprocessor in a very short.
a.	Arbitration
b.	Centralized
C.	Both a & b
d.	None of these
123.	Which is signal tells that an arbitration of the access bus is possible during interprocessing.
a.	DBA
b.	BAP
C.	BNA
d.	None of these

Which signal bus request:

**BAP** a. **BNA** b. BAL C. **DBA** d. Which signal on the bus indicates that request from process arbitration is to be processed. 125. BAL a. b. **BREQ** c. BM4 DBA d. 126. Which signal is exchange information by bus: a. **BECH** BM4 b. BAL C. d. All of these 127. Which signal on bus applies +1 to the priority of resolution circuits of the arbitration designate a new arbitration: BM4 a. b. BAL **BNA** DBA d. Which signal create 3 lines of bus in which signals from the encoded number of processors. 128. BM1 to BM3 a. BAL b. Both C. d. None of these Which signal request the validation signal make active if its logic level is 0 and validate signals from 129. BM1 to BM3: BAL a. b. **BM4 BNA** All of these d. 130. Which signal represents synchronization signal decided by interprocess arbitration with a certain delay or signal DMA: BAL a. b. **BNA** Both C. None of these d. In which condition only one process holds a resource at a given time: 131. Mutual exclusion a. b. Hold and wait Both None of these d. 132. In which condition one process holds the allocated resources and other waits for it:

No preemption

Hold and wait

a.

b.

C.	Mutual exclusion		
d.	All of these		
133.	In which condition resource is not removed from a process holding:		
a.	Synchronization problem		
b.	No preemption		
C.	Hold and wait		
d.	None of these		
134.	In which condition busy waiting, programmer error, deadlock or circular wait occurs in		
inter	rprocessing.		
a.	Synchronization problem		
b.	No preemption		
C.	Hold and wait		
d.	None of these		
135.	Mechanism can be referred to as adding a new facility to the system hence known as		
a.	Process		
b.	Arbitration		
C.	Both a & b		
d.	None of these		
136.	Which is a mechanism used by the OS to ensure a systematic sharing of resources amongst		
conc	current resources.		
a.	Process synchronous		
b.	Process system		
C.	Process synchronization		
d.	All of these		
137.	is basically sequence of instructions with a clear indication of beginning and end for		
upda	ating shared variables		
a.	Critical section		
b.	Entry section		
C.	Remainder section		
d.	All of these		
138.	Which provides a direct hardware support to mutual exclusion		
a.	Test-and-set(TS)		
b.	Swap instruction		
C.	Wait instruction		
d.	Signal instruction		
139.	A process waiting to enter its critical section may have to wait for unduly:		
a.	Short time or may have to wait forever		
b.	Long time or may have to wait forever		
C.	Short time or may have to wait for long time		
d.	Long time or may have to wait for short time		
140.			
a.	Swap instruction		
b.	Wait instruction		

d. Both b & c

141.	PCB stands for:
a.	Process control block
142.	gets activated whenever the process encounters a busy condition code:
a.	Wait instruction
b.	Signal instruction
C.	Both a & b
d.	None of these
143.	are new and mutually exclusive operation:
a.	Wait instruction
b.	Signal instruction
C.	Both a & b
d.	None of these
144.	gets activated whenever a process leaves the critical region and the flag is set to false:
a.	Wait instruction
b.	Signal instruction
C.	Both a & b
d.	None of these
145.	Which represent an abstraction of many important ideas in mutual exclusion:
a.	Process synchronous
b.	Process system
C.	Semaphores
d.	All of these
146.	A semaphore is a integer variable upon which two atomic operations wait and signal are
defir	ned:
a.	Negative integer
b.	Non- Negative integer
C.	Positive integer
d.	None of these
147.	Which operation is executed as soon as a process exits from a critical section.
a.	Wait
b.	Signal
C.	Both a & b
d.	None of these
148.	CCR stands for:
a.	Conditional critical region
149.	is a control structure in a high-level programming language:
a.	CPU
b.	ALU
C.	DDR
d.	CCR
150.	The exclusion between processes is ensured by a third semaphore called:
a.	Mutex
b.	Mutual
C.	Memory
d.	All of these

semaphore provides mutual exclusion for accesses to the buffer pool and is initialized to the 151. value: Mutex a. Mutual b. Memory C. All of these d. Which processes access and manipulate the shared data concurrently: 152. Micro processes a. Several processes b. Both C. d. None of these Which section is basically a sequence of instruction with a clear indication of beginning and end for 153. updating shared variables: a. Racing section b. Critical section Both C. d. None of these 154. In which section only one process is allowed to access the shared variable and all other have to wait. a. Critical section Racing section b. C. Entry section d. Remainder section 155. Which are the problem of critical section: Mutual exclusion a. b. **Progress** c. Bounded wait All of these d. 156. Which section refer to the code segment of a process that is executed when the process intends to enter its critical section: Critical section a. Entry section b. C. Reminder section d. None of these Which section refer to the code segment where a shared resource is accessed by the process. 157. Reminder section a. Entry section b. Both c. None of these d. 158. Which section is the remaining part of a process's code: Racing section a. Critical section b. C. Entry section d. Reminder section

How many conditions for controlling access to critical section:

159.

a.

2

b.	4				
c.	3				
d.	5				
160.	Which instruction provides a direct hardware support to mutual exclusion:				
a.	SP instruction				
b.	TS instruction				
C.	Both				
d.	None of these				
161.	Which instruction also improves the efficiency of the system.				
a.	Swap instruction				
b.	TS instruction				
C.	Both				
d.	None of these				
162.	Which instruction allows only one concurrent process to enter the critical section.				
a.	RP instruction				
b.	SP instruction				
C.	TS instruction				
d.	None of these				
163.	Which section problem can be solved simply in a uniprocessor environment if the we are able to				
	ent the occurrence of interrupt during the modification of a shared variable.				
a.	Entry section				
b.	Critical section				
C.	Non-critical section				
d.	None of these				
e.					
164.	The problem of readers and writers was first formulated by:				
a.	P.J. Courtois				
b.	F.Heymans				
C.	D.L. Parnas				
d.	All of these				
165.					
a.	Operating system				
b.	Deadlock				
C.	Mutex				
d.	None of these				
166.					
a.	Operating system				
b.	Deadlock				
C.	Mutex				
d.	None of these				
167.					
a.	1				
b.	2				
с.	3				
d.	4				

168.	Which are the characteristics of deadlocks.			
a.	Mutual exclusion			
b.	Hold and wait			
C.	No pre-emption			
d.	Circular wait			
e.	All of these			
169.	RAG stands for:			
a.	Resource allocation graph			
170.	How many events concerning RAG can occur in a system.			
a.	1			
b.	2			
C.	3			
d.	4			
171.	Which are the events concerning RAG can occur in a system.			
a.	Request for a resource			
b.	Allocation of a resource			
C.	Release of resource			
d.	All of these			
172.	How many methods for handling deadlocks:			
a.	1			
b.	2			
C.	3			
d.	4			
173.	Which are the method for handling deadlocks:			
a.	Deadlock prevention			
b.	Deadlock avoidance			
C.	Deadlock detection			
d.	All of these			
174.	How many condition that should be met in order to produce a deadlock.			
a.	2			
b.	4			
C.	6			
d.	8			
175.	Which are the condition that should be met in order to produce a deadlock:			
a.	Mutual exclusion			
b.	Hold and Wait			
C.	No preemption			
d.	Circular wait			
e.	All of these			
176.	In protocol each process can make a request only in an:			
a.	Increasing order			
b.	Decreasing order			
C.	Both a & b			
d.	None of these			
177.	In protocol above mentioned protocol are used then the circular wait-condition can not			

hold:					
a.	1				
b.	2				
C.	3				
d.	4				
178.	Which state refers to a state that is not safe not necessarily a deadlocked state:				
a.	Safe state				
b.	Unsafe state				
C.	Both a & b				
d.	None of these				
179.	a direct arrow is drawn from the process to the resource rectangle to represent each				
pend	ing resource request:				
a.	TS				
b.	SP				
C.	CCR				
d.	RAG				
180.	The attributes of a file are:				
a.	Name				
b.	Identifier				
C.	Types				
d.	Location				
e.	Size				
f.	Protection				
g.	Time, date and user identification				
h.	All of these				
181.	The various file operation are:				
a.	Crating a file				
b.	Writing a file				
C.	Reading a file				
d.	Repositioning within a file				
e.	Deleting a file truncating a file				
f.	All of these				
182.	Which operations are to be performed on a directory are:				
a.	Search for a file				
b.	Create a file				
C.	Delete a file				
d.	List a directory				
e.	Rename a file				
f.	Traverse the file system				
g.	All of these				
183.	Which memory is assembled between main memory and CPU:				
a.	Primary memory				
b.	Cache memory				
c.	Both a & b				

d. None of these

184.	Which is considered as semi-conductor memory, which is made up of static RAM:			
a.	Primary memory			
b.	Cache memory			
C.	Both a & b			
d.	None of these			
185.	Which is one of the important I/O devices and is most commonly used as permanent storage device			
in an	y processor:			
a.	Soft disk			
b.	Hard disk			
C.	Both a & b			
d.	None of these			
186.	can read any printed character by comparing the pattern that is stored in the computer-			
a.	SP			
b.	CCR			
C.	RAG			
d.	OCR			
187.	Which system is a typical example of the readers and writers problem.			
a.	Airline reservation system			
b.	Airport reservation system			
C.	Both			
d.	None of these			
188.	Which lock can arise when two processes wait for phone calls from one another:			
a.	Spine lock			
b.	Dead lock			
C.	Both			
d.	None of these			
189.	Which lock is more serious than indefinite postponement or starvation because it affect more than			
one j	ob.			
a.	Deadlock			
b.	Spinelock			
C.	Both			
d.	None of these			
1.	A number system that uses only two digits, 0 and 1 is called the:			
	a. Octal number system			
	b. Binary number system			
	c. Decimal number system			
	d. Hexadecimal number system			
2.	In which computers, the binary number are represented by a set of binary storage device such as flip flop.			
	a. Microcomputer			

Personal computer

Digital computer

b.

c.

	d.	All of these
3.	A binary numb	er can be converted into:
	a.	Binary number
	b.	Octal number
	c.	Decimal number
	d.	Hexadecimal number
4.	Which system i	s used to refer amount of things.
	a.	Number system
	b.	Number words
	C.	Number symbols
	d.	All of these
5.	are	made with some part of body, usually the hands:
	a.	Number words
	b.	Number symbols
	c.	Number gestures
	d.	All of these
6.	aı	re marked or written down:
	a.	Number system
	b.	Number words
	c.	Number symbols
	d.	Number gestures
7.	A number sym	bol is called a:
	a.	Arabic numerals
	b.	Numerals
	C.	Both
	d.	None of these
8.	0,1,2,3,4,5,6,	7,8 and 9 numerals are called:
	a.	Arabic numerals
	b.	String numerals
	C.	Digit numerals
	d.	None of these
9.	How many sys	stem of arithmetic, which are often used in digital system.
	a.	5
	b.	6
	C.	3
	d.	4
10.	Which are the sy	ystem of arithmetic, which are often used in digital system:
	a.	Binary digit
	b.	Decimal digit
	C.	Hexadecimal digit
	d.	Octal digit
	e.	All of these
11.	In any system, th	nere is an ordered set of symbols also known as:
	a.	Digital
	h	Dioit

	C.	Both
	d.	None of these
12.	Which is genera	l has two parts in number system:
	a.	Integer
	b.	Fraction
	c.	Both
	d.	None of these
13.	MSD stand for:	
	a.	Most significant digit
	b.	Many significant digit
	C.	Both a and b
	d.	None of these
14.	LSD stand for:	
	a.	Less significant digit
	b.	Least significant digit
	C.	Loss significant digit
	d.	None of these
15.	The and _	of a number is defined as the number of different digits which can occur in each
pos	ition in the systen	1:
	a.	Base
	b.	Radix
	c.	Both
	d.	None of these
16.	Which system ha	as a base or radix of 10.
	a.	Binary digit
	b.	Hexadecimal digit
	c.	Decimal digit
	d.	Octal digit
17.	Each of the ten d	•
	a.	1 through 10
	Ъ.	0 through 9
	C.	2 through 11
	d.	All of these
18.	The binary num	ber system is also called a:
	a.	Base one system
	<b>b</b> .	Base two system
	С.	Base system
	d.	Binary system
19.	The two symbols	s O and 1 are known as:
	a.	Bytes
	<b>b</b> .	Bits
	C.	Digit
	d.	All of these
20.	In which coun	ting, single digit are used for none and one:

Decimal counting

	D.	Octai counting
	C.	Hexadecimal counting
	đ.	Binary counting
21. In whi	ch numer	ral every position has a value 2 times the value f the position to its right:
	a.	Decimal
	b.	Octal
	C.	Hexadecimal
	d.	Binary
22. A bina	ry numbe	er with 4 bits is called a:
	a.	Bit
	b.	Bytes
	c.	Nibble
	d.	None of these
23. A bina	ry numbe	er with 8 bits is called as a:
	a.	Bytes
	b.	Bits
	C.	Nibble
	d.	All of these
	_	he value increases in power of two starting with 0 to left of the binary point and decreases
to the right	of the bi	nary point starting with power -1:
	a.	Hexadecimal
	b.	Decimal
	c.	Binary
	d.	Octal
		s used in digital computers because all electrical and electronic circuits can be made to
respond to	the states	-
	a.	Hexadecimal number
	Ъ.	Binary number
	C.	Octal number
	d.	Decimal number
26. Which	n addition	is performed in the same manner as decimal addition.
	a.	Binary
	b.	Decimal
	C.	Both
	d.	None of these
27	_	tital systems actually performs addition that can handle only two number at a time.
	a.	Register
	b.	circuit
	C.	digital
	d.	All of these
28. Which		can perform addition operation in less than 1 ms.
	a.	Digital machine
	b.	Electronic machine
	C.	Both
	d.	None of these

29.	is the	inverse operation of addition.
	a.	Addition
	b.	Multiply
	c.	Subtraction
	d.	Divide
30.	of a nu	amber from another can be accomplished by adding the complement of the subtrahend to
the	minuend:	
	a.	Subtraction
	b.	Multiply
	C.	Divide
	đ.	All of these
31.	Complement th	e subtrahend by converting alland all:
	a.	1's to 0's
	b.	O's to 1's
	C.	Both
	d.	None of these
32.	Each device repr	resent:
	a.	1 bit
	b.	2 bit
	C.	3 bit
	đ.	4 bit
33.	A 0 in the sign	bit represents a and a 1 in the sign bit represents a:
	a.	Positive number
	b.	Negative number
	c.	Both
	d.	None of these
34.	How many main	n sign number binary codes are used:
	a.	4
	b.	5
	c.	3
	d.	6
35.	Which are the ty	ypes of binary codes number.
	a.	Sign magnitude
	b.	1's complement code
	C.	2's complement code
	đ.	All of these
36.	How many type	es of addition in the 2's complement system:
	a.	3
	b.	4
	C.	5
	đ.	6
37.	Which are the ty	ypes of addition in the 2's complement system.
	a.	Both number positive
	b.	A Positive number and a smaller negative number

A negative number and a smaller positive number

All of these e. 38. How many important ideas to notice about these odometer readings. a. 1 2 **b**. 3 C. đ. 39. Which are the types of important ideas to notice about these odometer readings. The MSB is the sign bit :0 for a +sign and 1 for a - sign b. The negative number represent the 2's complement of the positive number c. Both d. All of these 40. Which is an algorithm or techniques used to multiply two numbers. Addition algorithm а b. Subtraction algorithm Multiplication algorithm c. d. All of these 41. Which algorithm are used depending on the size of the numbers: Simple algorithm Specific algorithm b. Both C. None of these 42. Which algorithm is named after Volker Strassen. Strassen algorithm b. Matrix algorithm C. Both d. None of these 43. Strassen algorithm was published in \_\_\_\_\_: a. 1967 b. 1969 1987 C. 1980 44. Which algorithm is used for matrix multiplication: Simple algorithm a. b. Specific algorithm Strassen algorithm c.

46. Which method required 8 multiplication and 4 addition:

Addition algorithm

Simple algorithm

Strassen algorithm

Addition algorithm

Specific algorithm

45. Which algorithm is a divided and conquer algorithm that is asymptotically faster:

d.

a.

b.

c. d.

a. Multiplication

d.

Both number negative

b. Usual multiplication

47. Which algorithm is a multiplication algorithm which multiplies two signed binary numbers in 2's complement notation: a. Usual multiplication Booth's multiplication b. Both C. None of these d. 48. Which algorithm includes repeated addition of two predetermined values A and S to a product P and then performs a rightward arithmetic shift on P. a. Booth's algorithm b. Usual algorithm Multiplication algorithm C. d. None of these 49. Which algorithm in mathematics expresses the outcome of the process of division of integers by another: Addition algorithm b. Multiplication algorithm c. Division algorithm None of these d. 50. Which algorithm is used to find GCD of two integers: Multiplication algorithm a. b. Division algorithm Addition algorithm C. Simple algorithm d. 51. Which algorithm is used as a general variant of a theorems, in the domain of integral numbers. Multiplication algorithm Division algorithm b. C. Addition algorithm Simple algorithm 52. How many main approaches to algorithm for division: 2 a. b. 3 4 C. 5 d. 53. How many algorithm based on add/subtract and shift category. 2 a. 4 b. 3 c. 54. Which are the algorithm based on add/subtract and shift category: Restoring division b. Non-restoring division SRT division C.

Both

None of these

c. d.

đ.

55. Several methods for converting a \_\_\_

All of these

	a.	Decimal number to a binary number
	b.	Binary number to a decimal number
	C.	Octal number to a decimal number
	d.	Hexadecimal number to a binary number
56.	A popular metho	od knows as double-dabble method also knows as:
	a.	Divided-by-one method
	<b>b</b> .	Divided-by-two method
	c.	Both
	d.	None of these
57.	Which method i	s used to convert a large decimal number into its binary equivalent:
	a.	Double dabble method
	b.	Divided-by-two-method
	c.	Both
	d.	None of these
58.	In this method, t	he decimal number is:
	a.	Repeatedly divided by 4
	<b>b</b> .	Repeatedly divided by 2
	C.	Repeatedly divided by 1
	d.	None of these
59.	The conversion of	of decimal fraction to binary fraction may be accomplished by using:
	a.	Several techniques
	b.	Simple techniques
	c.	Both
	d.	None of these
60.	Which system w	as used extensively by early mini computers:
	a.	Decimal number
	<b>b</b> .	Octal number
	C.	Hexadecimal number
	d.	Binary number
61.	3 bit binary nun	abers can be represented by:
	a.	Binary number
	b.	Decimal number
	C.	Hexadecimal number
	d.	Octal number
62.	A number system	m that uses eight digits,0,1,2,3,4,5,6, and 7 is called an:
	a.	Binary number system
	b.	Decimal number system
	c.	Octal number system
	d.	None of these
63.	Which system ea	ach digit has a weight corresponding to its position.
	a.	Hexadecimal number system
	b.	Binary number system
	C.	Decimal number system
	d.	Octal number system

64. Which odometer is a hypothetical device similar to the odometer of a car:

	a.	Binary
	b.	Decimal
	C.	Hexadecimal
	đ.	Octal
65.	An	can be easily converted to its decimal equivalent by multiplying each octal digit by
posi	itional weight:	
	a.	Binary number
	<b>b</b> .	Octal number
	C.	Hexadecimal number
	d.	Decimal number
66.	The simple pro-	cedure is to use:
	a.	Binary-triplet method
	b.	Decimal-triplet method
	C.	Octal-triplet method
	d.	All of these
67.	Which system a	groups number by sixteen and power of sixteen:
	a.	Binary
	<b>b</b> .	Hexadecimal
	C.	Octal
	d.	None of these
68.	Which number	are used extensively in microprocessor work.
	a.	Octal
	<b>b</b> .	Hexadecimal
	C.	Both
	d.	None of these
69.	Which number	is formed from a binary number by grouping bits in groups of 4-bit each starting at the
bina	ary point:	
	a.	Binary
	b.	Octal
	C.	Decimal
	đ.	Hexadecimal
70.	Which numbe	r system has a base of 16:
	a.	Binary number system
	b.	Octal number system
	C.	Decimal number system
	d.	Hexadecimal number system
71.	Counting in he	x, each digit can be increment from:
	a.	O to F
	b.	0 to G
	C.	O to H
	d.	0 to J
72.	Which number	can be converted into binary numbers by converted each hexadecimal digit to 4 bits binary
equ	ivalent using the	e code:
	a.	Binary number

b.

Decimal number

	C.	Octal number
	đ.	Hexadecimal number
73.	One way to conv	vert from decimal to hexadecimal is the
	a.	Double dabble method
	b.	Hex dabble method
	C.	Binary dabble method
	d.	All of these
74.	Binary numbers	can also be expressed in this same notation byrepresentation.
	a.	Floating point
	b.	Binary point
	C.	Decimal point
	d.	All of these
75.	How many parts	of floating point representation of a number consists.
	a.	4
	b.	2
	C.	3
	d.	5
76.	The first part of	floating point represents a signed fixed point number called.
	a.	Exponent
	b.	Digit
	C.	Number
	d.	Mantissa
77.	The second part	of floating point designates the position of the decimal point and is called:
	a.	Mantissa
	b.	Binomial
	C.	Octal
	d.	Exponent
78.	The fixed point i	mantissa may beor:
	a.	Fraction
	b.	Integer
	c.	Both
	d.	None of these
		oit required to express and are determined by the accuracy desired from
the	computing syster	
	a.	Exponent
	b.	Mantissa
	С.	Both
00	d.	None f these
80.	_	ot physically indicated in the register.
	a. 1-	Binary
	<b>b</b> .	Decimal Octob
	C.	Octal Nova of these
	d.	None of these
Q 1	e.	entains the decimal number
01.	The exponent co	ntains the decimal number:

a.	+05		
b.	+03		
c.	+04		
d.	+07		
82. The first or the integer part is known as:			
a.	Exponent		
b.	Integer		
c.	Binomial		
d.	None of these		
83. How many bits	of mantissa :		
a.	4		
b.	8		
c.	10		
d.	16		
84. How many bit o	f exponent:		
a.	4		
b.	6		
c.	8		
d.	10		
85. Which number	is said to be normalized if the more significant position of the mantissa contains a non zero		
digit:			
a.	Binary point number		
b.	Mantissa point number		
c.	Floating point number		
d.	None of these		
86. Which operation	n with floating point numbers are more complicated then arithmetic operation with fixed		
point number:			
a.	Logical operation		
<b>b</b> .	Arithmetic operation		
c.	Both		
d.	None of these		
1 is a com	mand given to a computer to perform a specified operation on some given data:		
a.	An instruction		
b. 0	Command		
C.	Code		
d. I	None of these		
2. An instruction	is guided by to perform work according.		

PC

	C.	Both a and b	
	đ.	CPU	
3.	Two important fields of an instruction are.		
	a.	Opcode	
	b.	Operand	
	c.	Only a	
	đ.	Both a & b	
4.	Each operation has its opcode:		
	a.	Unique	
	b.	Two	
	c.	Three	
	d.	Four	
5.	which are of these examples of Intel 8086 opcodes:		
	a.	MOV	
	b.	ADD	
	C.	SUB	
	d.	All of these	
6.	spec	rify where to get the source and destination operands for the operation specified by the	
	: a.	Operand fields and opcode	
	b.	Opcode and operand	
	C.	Source and destination	
	d.	Cpu and memory	
7.	The source/d	lestination of operands can be the or one of the general-purpose register.	
	a.	Memory	
	b.	One	
	c.	both	
	d.	None of these	
8.	The complete set of op-codes for a particular microprocessor defines the set for that processor		
	a.	Code	
	b.	Function	
	C.	Module	
	đ.	Instruction	

b. ALU

9.	Which is the	method by which instructions are selected for execution.
	a.	Instruction selection
	b.	Selection control
	c.	Instruction sequencing
	d.	All of these
10.	The simplest r	nethod of controlling sequence of instruction execution is to have each instruction explicitly
spec	cify:	
	a.	The address of next instruction to be run
	b.	Address of previous instruction
	C.	Both a & b
	d.	None of these
11.	As the instruc	tion length increases of instruction addresses in all the instruction is:
	a.	Implicit inclusion
	b.	Implicit and disadvantageous
	c.	Explicit and disadvantageous
	d.	Explicit and disadvantageous
12.	is the	sequence of operations performed by CPU in processing an instruction.
	a.	Execute cycle
	b.	Fetch cycle
	C.	Decode
	d.	Instruction cycle
13.	The time requ	ired to complete one instruction is called:
	a.	Fetch time
	b.	Execution time
	C.	Control time
	d.	All of these
14.	is the st	ep during which a new instruction is read from the memory.
	a.	Decode
	Ъ.	Fetch
	C.	Execute
	d.	None of these
15.	is th	the step during which the operations specified by the instruction are executed:
	a.	Execute
	b.	Decode
	C.	Both a& b
	d	None of these

16.	Decode is the	Decode is the step during which instruction is:		
	a.	Initialized		
	b.	Incremented		
	C.	Decoded		
	d.	Both b & c		
17.	The instructio	on fetch operation is initiated by loading the contents of program counter into the and		
	ds reques			
	a.	Memory register and read		
	b.	Memory register and write		
	C.	Data register and read		
	d.	Address register and read		
18.	The contents of	of the program counter is the of the instruction to be run.		
	a.	Data		
	b.	Address		
	C.	Counter		
	d.	None of these		
19.	The instructio	on read from memory is then placed in the and contents of program counter is		
so t	hat it contains	the address of instruction in the program:		
	a.	Program counter, incremented and next		
	b.	Instruction register, incremented and previous		
	C.	Instruction register, incremented and next		
	d.	Address register, decremented and next		
20.	Execution of i	nstruction specified by instruction to perform.		
	a.	Operation		
	b.	Operands		
	C.	Both a & b		
	d.	None of these		
21.	is a s	symbolic representation of discrete elements of information.		
	a.	Data		
	b.	Code		
	C.	Address		
	d.	Control		
22.	Group of bina	ary bits(0&1) is known as:		
	a.	Binary code		

Digit code

b.

		a.	None of these
23.	A group o	of 4 b	inary bits is called:
		a.	Nibble
		b.	Byte
		с.	Decimal
		d.	Digit
24.	BCD uses	bina	ry number system to specify decimal numbers:
		a.	1-10
		b.	1-9
		c.	0–9
		d.	0–10
25.	The	ar	re assigned according to the position occupied by digits.
		a.	Volume
		b.	Weight
		c.	Mass
		d.	All of these
26.	what is th	1е ВС	D for a decimal number 559.
		a.	[0101 0101 1001] <sub>BCD</sub>
		b.	[0101 0001 1010]
		c.	[0101 1001 1001]
		d.	[1001 1010 0101]
27.		_are t	he codes that represent alphabetic characters, punctuation marks and other special
cha	racters:		
		a.	Alphanumeric codes
		b.	ASCII codes
		C.	EBCDIC codes
		d.	All of these
28.	Abbrevia	tion .	ASCII stands for:
		a.	American standard code for information interchange
		b.	Abbreviation standard code for information interchange
		c.	Both
		d.	None of these
20	How man	w hit	of ASCII code

c. Symbolic representation

	a.	6
	b.	7
	C.	5
	d.	8
30.	Which code v	used in transferring coded information from keyboards and to computer display and printers:
	a.	ASCII
	b.	EBCDIC
	C.	Both
	d.	None of these
31.	Which code	used to represent numbers, letters, punctuation marks as well as control characters:
	a.	ASCII
	b.	EBCDIC
	C.	Both
	d.	None of these
32.	abbreviation l	EBCDIC stand for:
	a.	Extended binary coded decimal interchange code
	b.	External binary coded decimal interchange code
	C.	Extra binary coded decimal interchange code
	d.	None of these
33.	How many b	oit of EBCDIC code:
	a.	7
	Ъ.	8
	C.	5
	d.	9
34.	Which code to	he decimal digits are represented by the 8421 BCD code preceded by 1111.
	a.	ASCII
	Ъ.	EBCDIC
	C.	Both
	d.	None of these
35.	h	as the property that corrupting or garbling a code word will likely produce a bit string that is
not	a code word:	
	a.	Error deleting codes
	Ъ.	Error detecting codes
	C.	Error string codes

	a.	None of these
36.	Which is met	hod used most simple and commonly.
	a.	Parity check method
	b.	Error detecting method
	C.	Both
	d.	None of these
37.	Which is the	method of parity:
	a.	Even parity method
	b.	Odd parity method
	c.	Both
	d.	None of these
38.	The ability of	a code to detect single errors can be stated in term of the:
	a.	Concept of distance
	b.	Even parity
	C.	Odd parity
	d.	None of these
39.	The first n bit	of a code word called may be any of the 2 <sup>n</sup> n- bit string minimum error bit:
	a.	Information bits
	b.	String bits
	C.	Error bits
	d.	All of these
40.	A code in wh	ich the total number of 1s in a valid (n+1) bit code word is even, this is called an:
	a.	Even parity code
	b.	Odd parity code
	C.	Both
	d.	None of these
41.	A code in wh	ich the total number of 1s in a valid (n+1)bit code word is odd and this code is called
an_	:	
	a.	Error detecting code
	b.	Even parity code
	c.	Odd parity code
	d.	None of these

42.	a code is simp	ly a subset of the vertices of the:
	a.	n bit
	<b>b</b> .	n cube
	C.	n single
	d.	n double
43.	Which method	d is used to detect double errors and pinpoint erroneous bits.
	a.	Even parity method
	b.	Odd parity method
	c.	Check sum method
	d.	All of these
44.	A code that is	used to correct error is called an:
	a.	Error detecting code
	<b>b</b> .	Error correcting code
	C.	Both
	d.	None of these
45.	A received	with a bit error will be closer to the originally transmitted code word than to any
oth	er code word:	
		Code word
	a. 1-	
	<b>b</b> .	Non code word
	c. d.	Decoding All of these
	u.	All of these
46.	Which code w	vord was originally transmitted to produce a received word is called:
	a.	Non code word
	b.	Code word
	c.	Decoding
	đ.	None of these
17	The hardware	that does this is an:
17.	a.	Error detecting decoder
	а. <b>b</b> .	Error correcting decoder
	<b>р.</b> С.	Both
	d.	None of these
48.		les was developed in:
		1050
	a. 1-	1953
	Ъ.	1950
	C.	1945
	d.	1956
49.		_ between two code words is defined as the number of bits that must be changed for one code

to a	mother:	
	a.	Hamming codes
	<b>b</b> .	Hamming distance
	C.	Both
	d.	None of these
50.	It is actually a	method for constructing codes with a minimum distance of:
	a.	2
	b.	4
	c.	3
	d.	5
51.	The bit positio	n in a can be numbered from 1 through 2 <sup>i</sup> -1.
	a.	Hamming code word
	b.	Hamming distance word
	C.	Both
	d.	None of these
52.	Each check bi	t is grouped with the information bits as specified by a:
	a.	Parity check code
	b.	Parity check matrix
	C.	Parity check bit
	d.	All of these
		f groups that have odd parity called themust match one of the of columns in the
par	ity check matri	X:
	a.	Syndrome
	b.	Dynodes
	C.	Both
	d.	None of these
54.	Which are des	signed to interpret a specified number of instruction code:
	a.	Programmer
	<b>b</b> .	Processors
	C.	Instruction
	d.	Opcode

55. Which code is a string of binary digits:

	a.	Op code
	<b>b</b> .	Instruction code
	C.	Parity code
	d.	Operand code
56.	The list of spec	rific instruction supported by the CPU is termed as its
	a.	Instruction code
	b.	Parity set
	c.	Instruction set
	d.	None of these
57.	is	divided into a number of fields and is represented as a sequence of bits.
	a.	instruction
	b.	instruction set
	C.	instruction code
	d.	parity code
58.	Which unit is	necessary for the execution of instruction:
	a.	Timing
	b.	Control
	c.	Both
	d.	None of these
59.	. Which unit pr	ovide status , timing and control signal:
	a.	Timing and control unit
	b.	Memory unit
	C.	Chace unit
	d.	None of these
60.	Which unit ac	ts as the brain of the computer which control other peripherals and interfaces:
	a.	Memory unit
	b.	Cache unit
	c.	Timing and control unit
	d.	None of these
61.	It contains the	stack for PC storage during subroutine calls and input/output interrupt
ser	vices:	
	a.	Seven- level hardware
	Ъ.	Eight- level hardware

	d.	Three- level hardware
62.	Which unit w	vorks as an interface between the processor and all the memories on chip or off- chip.
	a.	Timing unit
	<b>b</b> .	Control unit
	c.	Memory control unit
	d.	All of these
63.	The maximur	n clock frequency is:
	a.	45 MHZ
	Ъ.	50 MHZ
	C.	52 MHZ
	d.	68 MHZ
64.	is g	iven an instruction in machine language this instruction is fetched from the memory by the
CPL	J to execute:	
	a.	ALU
	Ъ.	CPU
	C.	MU
	d.	All of these
65.	Which cycle	refers to the time period during which one instruction is fetched and executed by the CPU:
	a.	Fetch cycle
	Ъ.	Instruction cycle
	C.	Decode cycle
	d.	Execute cycle
66.	How many sta	ages of instruction cycle:
	a.	5
	b.	6
	c.	4
	d.	7
67.	Which are st	ages of instruction cycle:
	a.	Fetch
	b.	Decode
	C	Fxecute

d. Derive effective address of the instruction

c. One- level hardware

e.	A11	Ωf	the	مود
С.	AII	OI.	HIC	こうし

68.	Which instr	uction are 32 bits long, with extra 16 bits:
	a.	Memory reference instruction
	b.	Memory reference format
	c.	Both
	d.	None of these
69. <b>\</b>	Which is add	lressed by sign extending the 16-bit displacement to 32-bit.
	a.	Memory address
	b.	Effective memory address
	C.	Both a and b
	d.	None of these
70. \	Which are ir	struction in which two machine cycle are required.
	a.	Instruction cycle
	<b>b</b> .	Memory reference instruction
	C.	Both
	d.	None of these
71. <b>\</b>	Which instru	action are used in multithreaded parallel processor architecture:
	a.	Memory reference instruction
	b.	Memory reference format
	C.	Both
	d.	None of these
	le ASCII sequ	uction are arranged as per the protocols of memory reference format of the input file in a nence of integers between the range 0 to 99 separated by spaces without formatted text and
	a.	Memory reference instruction
	b.	Memory reference format
	C.	Both
	d.	None of these
		_ is an external hardware event which causes the CPU to interrupt the current instruction
seque	ence:	
	a.	Input interrupt
	b.	Output interrupt
	C.	Both
	d.	None of these
74. I	SR stand for	

Interrupt save routine

b. Interrupt service routine C. Input stages routine d. All of these 75. Which interrupt services save all the register and flags: Save interrupt a. Input/output interrupt b. Service interrupt C. All of these d. 76. IRET stand for: Interrupt enter a. b. Interrupt return C. Interrupt delete None of these d. 77. Which are benefit of input/output interrupt: It is an external analogy to exceptions a. The processor initiates and perform all I/O operation b. The data is transferred into the memory through interrupt handler C. đ. All of these 78. Which are the not causes of the interrupt: In any single device b. In processor poll devices It is an external analogy to exception c. d. None of these 79. Which are the causes of the interrupt. In any single device b. In processor poll devices In a device whose ID number is stored on the address bus C. All of these 80. Which are the functioning of I/O interrupt: The processor organizes all the I/O operation for smooth functioning a. After completing the I/O operation the device interrupt the processor b. C. Both None of these d.

\_with which computers perform is way beyond human capabilities:

a.

b.

C.

d.

Speed

Accuracy

Storage

82. \_\_\_\_\_ of a computer is consistently:

Versatility

	a.	Speed
	b.	Accuracy
	c.	Storage
	d.	Versatility
	Ċ.	, 0.2011.11.09
83.	GIGO stand fo	or.
	a.	Garbage-in-garbage-out
	b.	Garbage-in garbage-occur
	C.	Both
	d.	None of these
84.	How many ba	sic operations of versatility.
	a.	5
	b.	6
	C.	4
	d.	7
85.	Which are the	e operation of versatility.
	a.	exchange of information with the outside world via I/O device
	b.	Transfer of data internally with in the central processing unit
	C.	Performs of the basic arithmetic operations
	d.	All of these
86.		of information in a human brain and a computer happens differently.
	a.	Intelligence
	Ъ.	Storage
	C.	Versatility
	d.	Diligence
87.	Which are the	e basic operation for converting:
	a.	Inputting
	b.	Storing
	C.	Processing
	d.	Outputting
	e.	Controlling
	f.	All of these
88.	The control un	nit and arithmetic logic unit are know as the:
	a.	Central program unit

b.

Central processing unit

	d.	None of these
89.	Which unit is	s comparable to the central nervous system in the human body.
	a.	Output unit
	<b>b</b> .	Control unit
	C.	Input unit
	d.	All of these
90.		of the primary memory of the computer is limited.
	a.	Storage capacity
	b.	Magnetic disk
	C.	Both
	d.	None of these
91.	Information	is handled in the computer by:
	a.	Electrical digit
	<b>b</b> .	Electrical component
	C.	Electronic bit
	d.	None of these
92.	0 and 1 are l	know as:
	a.	Byte
	b.	Bit
	C.	Digits
	d.	Component
93.	0 and 1 abbro	eviation for:
	a.	Binary digit
	b.	Octal digit
	C.	Both
	d.	None of these
94.	How many b	it of nibble group.

5

**4** 7

8

b.

c.

d.

Central primary unit

	t of bytes.
a.	3
Ъ.	4
c.	6
d.	8
96. Which is the	most important component of a digit computer that interprets the instruction and processes
the data contained	d in computer programs:
a.	MU
Ъ.	ALU
c.	CPU
d.	PC
97. Which part v	vork as a the brain of the computer and performs most of the calculation.
a.	MU
b.	PC
C.	ALU
d.	CPU
d.	CPU main function of the computer.
d.	
d.  98. Which is the	main function of the computer.
d.  98. Which is the  a.	main function of the computer.  Execute of programs
<ul><li>d.</li><li>98. Which is the</li><li>a.</li><li>b.</li></ul>	main function of the computer:  Execute of programs  Execution of programs
<ul><li>d.</li><li>98. Which is the</li><li>a.</li><li>b.</li><li>c.</li><li>d.</li></ul>	main function of the computer:  Execute of programs  Execution of programs  Both
<ul><li>d.</li><li>98. Which is the</li><li>a.</li><li>b.</li><li>c.</li><li>d.</li></ul>	Execute of programs Execution of programs Both None of these
<ul> <li>d.</li> <li>98. Which is the</li> <li>a.</li> <li>b.</li> <li>c.</li> <li>d.</li> <li>99. How many m</li> </ul>	main function of the computer:  Execute of programs  Execution of programs  Both  None of these  ajor component make up the CPU:
<ul> <li>d.</li> <li>98. Which is the</li> <li>a.</li> <li>b.</li> <li>c.</li> <li>d.</li> <li>99. How many m</li> <li>a.</li> </ul>	Execute of programs Execution of programs Both None of these  ajor component make up the CPU:

Which register holds the current instruction to be executed:

Which register holds the next instruction to be executed:

Instruction register

Program register Control register

None of these

**a.** b.

c. d.

100.

101.

	D.	Flogram register
	c.	Program control register
	d.	None of these
102.	Each in	struction is also accompanied by a:
	a.	Microprocessor
	Ъ.	Microcode
	c. B	Soth
	d.	None of these
103.	Which	are microcomputers commonly used for commercial data processing, desktop publishing and
enginee	ering applic	cation:
	a.	Digital computer
	Ъ.	Personal computer
	C.	Both
	d.	None of these
104.	Which	microprocessor has the control unit, memory unit and arithmetic and logic unit.
	a.	Pentium IV processor
	b.	Pentium V processor
	C.	Pentium III processor
	d.	None of these
105.	The pro	ocessing speed of a computer depends on theof the system.
	a.	Clock speed
	b.	Motorola
	C.	Cyrix
	d.	None of these
106.	Which	microprocessor is available with a clock speed of 1.6 GHZ.
	a.	Pentium III
	b.	Pentium II
	C.	Pentium IV
	d.	All of these
107.	Which	processor are used in the most personal computer:

Instruction register

Intel corporation's Pentium

		b.	Motorola corporation's
		с.	Both
		d.	None of these
			Tione of these
1.	RTL stand	ds foi	0.
		a.	Random transfer language
		ъ. Ъ.	Register transfer language
		c.	Arithmetic transfer language
		d.	All of these
		a.	All of these
2.	Which o	perat	ions are used for addition, subtraction, increment, decrement and complement function.
		a.	Bus
		b.	Memory transfer
		c.	Arithmetic operation
		đ.	All of these
		ngua	age is termed as the symbolic depiction used for indicating the series.
		a.	Random transfer language
		b.	Register transfer language
		C.	Arithmetic transfer language
		d.	All of these
4.	The meth	od o	f writing symbol to indicate a provided computational process is called as a:
		a.	Programming language
		b.	Random transfer language
		C.	Register transfer language
		d.	Arithmetic transfer language
5.	In which	tran	sfer the computer register are indicated in capital letters for depicting its function.
		a.	Memory transfer
		b.	Register transfer
		C.	Bus transfer
		d.	None of these
6.	The regis	ter tl	nat includes the address of the memory unit is termed as the:
		a.	MAR
		b.	PC
		c.	IR
		d.	None of these
		· · ·	

The register for the program counter is signified as\_\_\_\_\_:

	a	1.	MAR
	b	<b>)</b> .	PC
	C	C.	IR
	d	1.	None of these
8.	In register tr	ransf	er the instruction register as:
	a	ì.	MAR
	b	).	PC
	C	<b>2</b> .	IR
	d	1.	None of these
9.	In register tr	ransf	er the processor register as:
	a	<b>1</b> .	MAR
	b	).	PC
	C	<b>2</b> .	IR
	d	1.	RI
10.	How many ty	pes (	of micro operations:
	a	1.	2
	b	<b>)</b> .	4
	C	<b>c</b> .	6
	d	1.	8
11.	Which are the	ie op	eration that a computer performs on data that put in register.
	a	<b>1</b> .	Register transfer
	b	).	Arithmetic
	C	C.	Logical
	đ		All of these
12.	Which micro	ope:	rations carry information from one register to another:
	a	<b>1</b> .	Register transfer
	b	<b>)</b> .	Arithmetic

Logical

All of these

R1->R2

R1<-R2

C.

13. Micro operation is shown as:

b.

	C.	Both
	d.	None
14.	In memory tran	nsfer location address is supplied by that puts this on address bus:
	a.	ALU
	а. <b>b</b> .	CPU
	<b>р.</b> С.	MAR
	d.	MDR
	u.	WIDE
15.	How many type	s of memory transfer operation.
	a.	1
	Ъ.	
		3
	d.	4
16.	Operation of me	emory transfer are:
	a.	Read
	b.	Write
	c.	Both
	d.	None
17.	In memory read	I the operation puts memory address on to a register known as:
	a.	PC
	b.	ALU
	c.	MAR
	d.	All of these
18.	Which operatio	n puts memory address in memory address register and data in DR:
	a.	Memory read
	Ъ.	Memory write
	C.	Both
	d.	None
19.	Arithmetic oper	ration are carried by such micro operation on stored numeric data available in
	_	Docietou
	<b>a.</b> b.	Register
		Data Both
	c.	
	d.	None

20. In arithmetic operation numbers of register and the circuits for addition at:			
а	. <b>ALU</b>		
ŀ	. MAR		
C	. Both		
Ċ	None		
21. Which opera	tion are implemented using a binary counter or combinational circuit:		
a	. Register transfer		
Ł	. Arithmetic		
С	. Logical		
Ċ	. All of these		
22. Which opera	tion are binary type, and are performed on bits string that is placed in register:		
a			
ŀ			
C			
Ċ			
	ation every bit of a register is a:		
а	. Constant		
l l			
Ġ			
24. Which opera	tion is extremely useful in serial transfer of data:		
a	. Logical micro operation		
k	Arithmetic micro operation		
c	. Shift micro operation		
Ċ	. None of these		
25. Which langu	age specifies a digital system which uses specified notation.		
а	. Register transfer		
ŀ	. Arithmetic		

C.

d.

b.

C.

26. IR stands for:

27. HDL stands for:

Logical
All of these

Both None

Input representation

Intermediate representation

Human description language

	C.	Hardware description land
	d.	None of these
28.	VPCC stands fo	r.
	a.	Variable portable C compiler
	<b>b</b> .	Very portable C compiler
	C.	Both
	d.	None
29.	In register tran	nsfer which system is a sequential logic system in which flip-flops and gates are constructed.
	a.	Digital system
	b.	Register
	C.	Data
	d.	None
30.	High level lang	uage C supports register transfer technique for application:
	a.	Executing
	b.	Compiling
	C.	Both
	d.	None
31.	A counter is inc	cremented by one and memory unit is considered as a collection of:
	a.	Transfer register
	<b>b</b> .	Storage register
	C.	RTL
	d.	All of these
32.	Which is the s	traight forward register transfer the data from register to another register temporarily.
	a.	Digital system
	b.	Register
	C.	Data
	d.	Register transfer operations
33.	In organization	of a digital system register transfer of any digital system therefore it is called:
	a.	Digital system
	b.	Register
	C.	Data
	d.	Register transfer level
34.	The binary info	ormation of source register chosen by:

Hardware description language

Demultiplexer

Multiplexer

a.

b.

	C.	Both
	d.	None
85 Which con	tral t	ransfer passes the function via control
os. Which con	1101 1.	ransier passes the function via control:
	a.	Logic
	b.	Operation
	C.	Circuit
	d.	All of these
66. Register are	e assu	imed to use positive-edge-triggered:
	a.	Flip-flop
	b.	Logics
	C.	Circuit
	d.	Operation
37. IDE stands	for:	
	a.	Input device electronics
	b.	Integrated device electronic
	C.	Both
	d.	None
8. ATA stands	for:	
	a.	Advance technology attachment
	b.	Advance teach attachment
	C.	Both
	d.	None
39. The memor	y bu	s is also referred as:
	a.	Data bus
	b.	Address bus
	C.	Memory bus
	d.	All of these
10. How many	part	s of memory bus:
	a.	2
	b.	3
	C.	5
	d.	6
11. A three stat	e gat	e defined as:

a. Analog circuit

b. Analog fundamentals

- c. Both a&b
- d. Digital circuit
- 42. In 3 state gate two states act as signals equal to:
  - a. Logic 0
  - b. Logic 1
  - c. None of these
  - d. Both a & b
- 43. In 3 state gate third position termed as high impedance state which acts as:
  - a. Open circuit
  - b. Close circuit
  - c. None of these
  - d. All of above
- 44. In every transfer, selection of register by bus is decided by:
  - a. Control signal
  - b. No signal
  - c. All signal
  - d. All of above
- 45. every bit of register has:
  - a. 2 common line
  - b. 3 common line
  - c. 1 common line
  - d. none of these
- 46. DDR2 stands for:
  - a. Double data rate 2
  - b. Data double rate 2
  - c. Dynamic data rate 2
  - d. Dynamic double rate 2
- 47. SDRAM stands for:
  - a. System dynamic random access memory
  - b. Synchronous dynamic random access memory
  - c. Both
  - d. None
- 48. Which is referred as a sequential circuit which contains the number of register as per the protocol:

	b	. RA	M
	С	. M	AR
	d	. All	of these
49	Which operat	tion ref	er bitwise manipulation of contents of register.
40.	a a		gical micro operation
	a b	_	ithmetic micro operation
	C		ift micro operation
	d		ne of these
50			be used to denote an micro operation:
00.	vvinen sympe	71 44111 E	e used to deficite air finere operation.
	a	. (^)	
	b	. (v)	
	С	. Во	th
	d	. No	ne
51.	which symbol	l will b	e denote an AND micro operation:
	a	. (^)	
	b	. (v)	
	С	. Во	th
	d	. No	ne
52.	Which operat	tion are	e associated with serial transfer of data:
	a		gical micro operation
	b		ithmetic micro operation
	c	. Sh	ift micro operation
	d	. No	ne of these
53.	The bits are sl	hifted a	nd the first flip-flop receives its binary information from the:
	a	. Se	rial output
	b		rial input
	С		<del>-</del>
	d	. No	ne
54.	How many ty	pes of	shift micro operation:
	a	. 2	
	b	. 4	
	c	. 6	
	d	. 8	

55. Which shift is a shift micro operation which is used to shift a signed binary number to the left or right.

RTL

	b.	Arithmetic
	c.	Both
	d.	None of these
56.	which shift is u	ised for signed binary number:
	a.	Logical
	<b>b</b> .	Arithmetic
	C.	Both
	d.	None of these
57.	Arithmetic left	shift is used to multiply a signed number by:
	a.	One
	<b>b</b> .	Two
	C.	Three
	d.	All of these
58.	The variable of	correspond to hardware register:
	a.	RAM
	<b>b</b> .	RTL
	C.	ALU
	d.	MAR
59.	In which shift i	s used to divide a signed number by two:
	a.	Logical right-shift
	Ъ.	Arithmetic right shift
	c.	Logical left shift
	d.	Arithmetic left shift
60.	How evolved in	register transfer language and where.
	a.	Chirsfraser 1980
	b.	J.davidson 1980
	c.	Chirs fraser 1920
	d.	J.davidson 1920
	e.	A and B
	f.	B and C
	<u>g</u> .	C and D
	· · · · · · · · · · · · · · · · · · ·	

a. Logical

1.	is the first	step in the evolution of programming languages:
	a.	machine language
	<b>b</b> .	assembly language
	C.	code language
	d.	none of these
2.	Mnemonic refers to	):
	a.	Instructions
	b.	Code
	c.	Symbolic codes
	d.	Assembler
3.	Mnemonic represes	nt.
	a.	Operation codes
	b.	Strings
	c.	Address
	d.	None of these
4.	To represent address	sses in assembly language we use:
	a.	String characters
	b.	Arrays
	C.	Structure
	d.	Enum
5.	Assembler works to	o convert assembly language program into machine language .
	a.	Before the computer can execute it
	b.	After the computer can execute it
	C.	In between execution
	d.	All of these
6.	generatio	on computers use assembly language:
	a.	First generation
	b.	Third generation
	c.	second generation
	d.	fourth generation
7.	Assembly language	program is called:
	a.	Object program

b.

Source program
Oriented program

	d.	All of these
8.	To invoke assemble	er following command are given at command line:
	a.	\$ hello.s -o hello.o
	b.	\$as hello.s –o o
	C.	\$ as hello —o hello.o
	đ.	\$ as hello.s —o hello.o
9.	By whom address of	of external function in the assembly source file supplied by when activated:
	a.	Assembler
	Ъ.	Linker
	c.	Machine
	d.	Code
10.	Ano option	is used for:
	a.	Input file
	b.	External file
	c.	Output file
	d.	None of these
11.	The assembler trans	lates ismorphically mapping from mnemonic in these statements to machine
inst	ructions:	
	a.	1.1
	b.	2:1
	c.	3.3
	d.	4:1
12.	Assembler works in_	phases:
	a.	1
	b.	3
	c.	2
	d.	4
13.	The assembler in first	st pass reads the program to collect symbols defined with offsets in a table
	a.	Hash table
	b.	Symbol table
	C.	Both a& b
	đ	None of these

14. In second pass, asser	mbler createsin binary format for every instruction in program and then refers
to the symbol table to give	ring every symbol an relating the segment.
	Code and program
a. b.	Code and program  Program and instruction
	Code and offset
<b>c.</b> d.	All of these
u.	All of these
15. which of the 2 files a	are created by the assembler.
a.	List and object file
b.	Link and object file
C.	Both a & b
d.	None of these
16. In which code is obj	ect file is coded:
a.	Link code
b.	Decimal code
C.	Assembly code
đ.	Binary code
17. which type of errors	are detected by the assembler:
a.	syntax error
b.	logical error
C.	run time error
d.	none of these
18. MOVE AX BX in this	LINES OF CODE what type of error is declared:
a.	Undeclared identifier MOVE
b.	undeclared identifier AX
C.	Accept as a command
d.	Not look in symbol table
19. In given lines of cod	le MOV AX,BL have different type of operands according to assembler for 8086
architecture these identif	fiers must be of.
a.	Different type only in byte
b.	Same type either in word or byte
C.	Both a & b
d.	None of these
20. What type of errors	are not detected by assemblers.
a.	Syntax error
b.	Run time error

Logical error

		d.	All of these
21.	serves as	s the p	purpose of documentation only.
		a.	List
		b.	object
		c.	link
		d.	code
22.	An assembler is	a util	lity program that performs:
		a.	Isometric translation
		b.	
		C.	_
		d.	None of these
23.	Assemblers are	of 21	types:
		a.	1 pass
		b.	2 pass
		c.	both a & b
		d.	none of these
24.	CP/CMS assemb	oly lar	nguage was written inassembler:
		a.	S/340
		b.	S-350
		C.	S/320
		d.	\$/360
25.	ASM-H widely	used	assembler:
		a.	S/370
		b.	S/380
		C.	S/390
		d.	\$/360
26.	Assembler is a_		:
		a.	Interpreter
		b.	Translator
		C.	Exchanger
		d.	None of these
27.	A proce	essor (	controls repetitious writing of sequence:

a. Macro

	b.	Micro
	C.	Nano
	d.	All of these
28.	IBM-360 type langu	age is example which supporting language:
	a.	Micro
	b.	Macro
	C.	Both a & b
	d.	None of these
29.	is attache	ed to using macro instruction definition:
	a.	Name
	b.	Definition
	c.	Identifier
	d.	All of these
30.	END of macro definit	tion by:
	a.	NAME
	Ъ.	MEND
	C.	DATA
	d.	MEMORY
31.	Process of replacing	the sequence of lines of codes is known as:
	a.	Expanding die macro
	b.	Expanding tri macro
	C.	Tetra macro
	d.	None of these
32.	A program that links	several programs is called:
	a.	Linker
	b.	Loader
	C.	Translator
	d.	None of these
33.	address is no	ot assigned by linker:

Absolute

Relative

Both a & b

None of these

**a.** b.

c.

d.

34	address is	provided by linker to modules linked together that starting from:
	a.	Absolute and O
	Ъ.	Relative and O
	C.	Relative and 1
	d.	Relative and 3
35. A linkei	r is also know	vn as:
	a.	Binder
	а. b.	Linkage editor
	р. <b>с.</b>	Both a & b
	d.	None of these
	g is	with the task of storage management of operating system and mostly preformed after
assembly:		
	a.	Bound
	b.	Expanded
	C.	Overlaps
	đ.	All of these
37	_contain libr	ary program have to be indicated to the loader:
	a.	Externally defined
	b.	Internally defined
	C.	Executable file
	d.	All of these
38 It is the	task of the	to locate externally defined symbols in programs, load them in to memory by
		symbols in calling program:
		oynibole in caring program.
	a.	Loader and name
	b.	Linker and values
	c.	Linker and name
	đ.	Loader and values
39 Linker	creates a link	file containing binary codes and also produces containing address information
on linked fil		comming panaly codes and also produces containing address information
	a.	Link map
	<b>a.</b> b.	Map table
	р. С.	Symbol map
	ر.	Name of these

40. how many types of entities contained by assembler to handle program:	
a.	4
b.	2
c.	3
d.	5
41. which of the following	ng are types of assembler entities:
a.	Absolute entities
b.	Relative entities
C.	Object program
đ.	All of these
42have addre	esses where instructions are stored along with address of working storage.
a.	Relative entities
b.	Absolute entities
C.	Both a & b
d.	None of these
43. Absolute entities are machine code:	whom value signify storage locations that are independent of resulting
a.	Numeric constants
b.	String constants
C.	Fixed addresses
d.	Operation codes
e.	All of these
44. A module contains n	nachine code with specification on:
a.	Relative addresses
b.	Absolute addresses
C.	Object program
d.	None of these
	s for main storage are known, aadjusts relative addresses to these actual
locations:	
a.	Relocating loader
b.	Locating loader
C.	Default loader
d.	None of these

46. If there is a module from single source-language only that does not contain any external references, it

doesn't need a linker to load it and is loaded:		
a.	Indirectly	
<b>b</b> .	Directly	
C.	Extending	
d.	None of these	
47. Modern assemblers	for RISC based architectures make optimization of instruction scheduling to make us	
of CPUefficient		
a.	Pipeline	
b.	Without pipeline	
C.	Both a & b	
d.	None of these	
48. which are of the foll	owing modern assemblers.	
a.	MIPS	
b.	Sun SPARC	
C.	HP PA-RISC	
d.	x86(x64)	
e.	all of these	
49. How many types of	loop control structures in C language.	
a.	4	
b.	5	
C.	2	
d.	3	
50. Types of loop contro	l statements are:	
a.	For loop	
b.	While loop	
C.	Do-while loop	
d.	All of these	
51. <initial value=""> is</initial>	which initializes the value of variable:	
a.	Assignment expression	
b.	Condition value	
C.	Increment/decrement	
d.	None of these	
52. The format "%8d" is	used to print values in a line:	

ı. 11

	<b>b</b> .	10
	C.	9
	d.	12
53.	<condition> is a</condition>	expression which will have value true or false:
	a.	Relational
	b.	Logical
	c.	Both a & b
	d.	None of these
54.	<increment> is the</increment>	e value of variable which will be added every time.
	a.	Increment
	<b>a.</b> b.	Decrement
		Expanding
	d.	None of these
	Ċi.	Note of Mose
55.	is the state	ment block of for loop lies inside block of another for loop:
	a.	Nested for loop
	b.	Nested while loop
	C.	Nested do-while loop
	d.	None of these
56.	SPARC stands for:	
	a.	Scalable programmer architecture
	<b>b</b> .	Scalable processor architecture
	C.	Scalable point architecture
	d.	None of these
57.	Full form of MIPS a	ssembler is:
	a.	Microprocessor without interlocked pipeline stage
	b.	Microprocessor with interlocked pipeline stage
	C.	Both a & b
	d.	None of these
58.	statement	block is executed atleast once for any value of the condition:
	a.	For statement
	b.	Do-while statement
	C.	While statement
	d.	None of these
59.	statement	is an unconditional transfer of control statement.

a. Goto

	b.	Continue
	C.	Switch
	d.	All of these
60. In Goto state	ment th	ne place to which control is transferred is identified by a statement
	a.	Label
	b.	Display
	c.	Break
	d.	None of these
61. The continue	statem	nent is used to transfer the control to the of a statement block in a loop.
	a.	End
	b.	Beginning
	C.	Middle
	d.	None of these
62. The	stat	rement is used to transfer the control to the end of statement block in a loop.
	a.	Continue
	b.	Break
	C.	Switch
	d.	Goto
63. fun	ction is	s used to transfer the control to end of a program which uses one argument() and takes
		termination and non-zero fortermination:
	a.	Exit( ),normal, abnormal
	b.	Break, normal, abnormal
	C.	Both a & b
	d.	None of these
64. To design a p	rogran	n it requires:
	a.	Program specification
	b.	Code specification
	C.	Instruction specification
	d.	Problem specification
65. Testing helps	to ensi	ureof the program for use within a system.
	a.	Quality, accuracy and except
	ь. b.	Quality, accuracy and acceptance
	с.	Design, assurance and acceptance
	d.	Quality, accuracy and development

66.	An unstructured pro	ogram uses a approach to solve problems:
	a.	Linear
	b.	Top down
	c.	Both a & b
	d.	None of these
67.	In a complex progra	am, theoverlaps:
	a.	Branching
	b.	Condition
	c.	Both a & b
	d.	None of these
68.	How many structure	es structured programs are written.
	a.	3
	b.	2
	C.	1
	d.	6
69.	following are struct	ured programs written in simple structures.
	a.	Sequence
	b.	Selection
	C.	Iteration
	đ.	All of these
70.	Iteration also called	:
	a.	Repetition
	b.	Straight
	C.	Selection
	d.	Sequence
71.	Ininstruct	tions are followed one after the other in the preset order in which they appear within
prog	gram:	
	a.	Sequence
	b.	Selection
	C.	Break
	d.	Iteration
72.	means that	one of two alternative sequences of instruction is chosen based on logical condition.

a.	Sequence
b.	Selection
C.	Repetition
d.	None of these
73is sequen	ce of instructions is executed and repeated any no. of times in loop until logical
condition is true:	
a.	Iteration
b.	Repetition
c.	Both a & b
d.	None of these
74. Ais a smal	ll program tested separately before combining with final program:
a.	Module
b.	Block
C.	selection
d.	none of these
75uses various	s symbols to represent function within program and isrepresentation.
a.	Flowchart, pictorial
b.	Algorithm, pictorial
C.	Pictorial, flowchart
d.	None of these
76Avoid crossir	ng flow lines.
a.	Flowchart
b.	Algorithm
C.	Both a & b
d.	None of these
77. A flow chart is draw	n from top to bottom and:
a.	Right to left
b.	Only right
c.	Left to right
d.	Only left
78. Flowchart that excedifferent pages:	eed page should be properly linked usingto portions of flowchart on

a. Connectors

		b.	Interconnections
		c.	Connections
		d.	None of these
79.	is use	ful to	prepare detailed program documentation:
		a.	Flowchart
		b.	Algorithm
		c.	Both a & b
		d.	None of these
80.	Pseudo means:		
		a.	Imitation
		b.	Imitate
		C.	In imitation
		d.	None of these
81.	Preparing the p	seudc	ocode requirestime than drawing flowchart.
		a.	Less
		b.	More
		c.	Optimum
		d.	None of these
82.	There iss	standa	ard for preparing pseudocode instructions.
		a.	No
		b.	4
		c.	2
		d.	6
83.	are used	l to tra	anslate high level language instructions to a machine code:
		a.	Translators
		b.	Interpreters
		c.	Compilers
		d.	None of these
84.	The compiler _		_translate a program code with any syntax error:
		a.	Can
		Ъ.	Cannot
		c.	Without
		đ	None of these

85.	Before checking the	e program for errors in translating code into machine language the high level language
cod	le is loaded into	
	a.	Register
	ь.	Memory
	C.	
	d.	CPU
86.	After compilation c	of the program, the operating system of computer activates:
	a.	Loader
	Ъ.	Linker
	C.	Compiler
	d.	None of these
87.	The linker has utili	ties needed forwithin the translated program:
	a.	Input
	b.	Output
	C.	Processing
	d.	All of these
88.	Flowchart is a	representation of an algorithm.
	a.	Symbolic
	b.	Diagrammatic
	c.	Both a & b
	d.	None of these
89.	In flow chart symb	ols theoperation represents the direction of flow:
	a.	Connector
	b.	Looping
	c.	Arrows
	d.	Decision making
90.	Which register is n	nemory pointer.
	a.	Program counter
	b.	-

91. How many approaches are used to design control unit:

C.

Stack pointer

Source index

b.	3
C.	4
d.	5
92. Which are the follow	wing approaches used to design control unit.
a.	Hardwired control
b.	Microprogrammed control
C.	Both a & b
d.	None of these
93. Cache memory is lo	cated between main memory and:
a.	CPU
b.	Memory
C.	Both a & b
d.	None of these
e.	
94arrow reprevariable:	esents the value obtained by evaluating right side expression/variable to the left side
a.	Forth
b.	Inbetween
C.	Back
d.	None of these
95. A is writte	en as separate unit, apart from main and called whenever necessary:
a.	Subroutine
b.	Code
C.	Block
d.	None of these
96uses the sta	ck to store return address of subroutine.
a.	CPU
b.	Microprocessor
C.	register
d.	memory

2

97. A subroutine is implemented with 2 associated instructions.

	a.	CALL	
	b.	RETURN	
	c.	Both a & b	
	d.	None of these	
98. Call	instruction is w	ritten in theprogram:	
	a.	Main	
	b.	Procedures	
	C.	Program	
	d.	Memory	
99. Retu	rn instruction is	s written in to written to main program:	
	a.	Subroutine	
	b.	Main program	
	C.	Both a & b	
	d.	None of these	
100.		tine is called contents of program counter is location address of  1 is stored on and program execution is transferred to	
	a.	Non executable, pointer and subroutine	
	b.	Executable, Stack and Main program	
	C.	Executable, Queue and Subroutine	
	đ.	Executable, Stack and Subroutine	
101.	A subroutine of	called by another subroutine is called:	
	a.	Nested	
	<b>b</b> .	For loop	
	C.	Break	
	d.	Continue	
102.	The extent nes	sting in subroutine is limited only by:	
	a.	Number of available Stack locations	
	b.	Number of available Addressing locations	
	C.	Number of available CPU locations	
	d.	Number of available Memory locations	
103.	Which are of	the following instructions of hardware subroutines:	
	a.	SCAL	
	b.	SXIT	
	c.	Both a & b	
	d.	None of these	
104	Importance is	a local variable and index registers in subroutine does	

	a.	Alter
	Ъ.	Not alter
	C.	Both a & b
	d.	None of these
105.	Markers in su	broutine cannot be accepted as limits whereas this markers stands for:
	a.	Top of stack
	<b>b</b> .	Bottom of stack
	C.	Middle of stack
	d.	All of these
106. limits:	Subroutines a	re placed in identical section to caller so that SCAL and SXIToverpass divison
	a.	Don't
	b.	Does
	C.	Cross
	d.	Ву
107.	sul	proutine declaration come after procedure announcement:
	a.	Global
	<b>b</b> .	Local
	C.	Both a & b
	d.	None of these
108.	subroutines a	re invoked by using their in a subroutine call statement and replacing formal
paramete	ers with	_ parameters:
	a.	Identifier and formal
	Ъ.	Identifier and actual
	C.	Expression and arguments
	d.	None of these
109.	Parameters ca	n be stacked byjust as with procedures:
	a.	Asterisk(*)
	b.	Arrow
	C.	Line
	d.	Pipeline
110.	The subrouting	es are determined by functioning ofinstructions:

	a.	SCAL and SXIT
	b.	only SCAL
	C.	only SXIT
	d.	none of these
111.	Call is	subroutine call:
	a.	Conditional
	Ъ.	Unconditional
	C.	Both a & b
	d.	None of these
112.	A flag is a	that keep track of a changing condition during computer run-
	a.	Memory
	b.	Register
	C.	Controller
	d.	None of these
113.	When a subro	outine isthe parameters are loaded onto the stack and SCAL is executed.
	a.	Executed
	b.	Invoked
	C.	Ended
	d.	Started
114.	Subroutine is	called:
	a.	In Same program
	b.	In external program
	c.	Both a & b
	d.	None of these
115.	If internal sub	proutine is called global data is used to pass values defining parameters between
_	program and	defined:
	a.	Main and subroutine
	b.	Local and subroutine
	C.	Global and subroutine
	d.	Global and main
116.	In what type	of subroutine actual parameters are passed through the main program to formal
paramet	ers in the related	d subroutine.

a. Internal

	C.	Both a & b
	d.	None of these
117.	By defining the	register as last in first out stack the sequence can handle nested
subrouti		register as fast in first out stack the sequence can natione nested
Subtoun	iries:	
	a.	S
	b.	J
	c.	R
	d.	T
118.	The stac	ck can be 4-word memory addressed by 2 bits from an up/down counter known as the
stack po		ex can be 1-word memory addressed by 2 bits from an appaewin counter known as the
omen pe	Allor.	
	a.	FIFO
	b.	PIPO
	C.	SISO
	đ.	LIFO
119.	getchar :: IO ch	nar in this given function what is indicated by IO char:
	<b>a</b> .	when getchar is invoked it returns a character
	b.	when getchar is executed it returns a character
	C.	both a & b
	d.	none of these
120.	If we define pu	tchar function in putchar $\dots$ char $\rightarrow$ IO ( ) syntax than character input as an argument
and retu	ırns:	- (/ -
	a.	Useful value
	b.	Get output
	c.	Get no output
	d.	None of these
121.	The front pane	l display provides lights as green LED represent and red LED representfor
device p	programmer who	writes input/output basic:
	a.	Busy and Error
	b.	Error and Busy
	C.	Busy and Busy
	d.	Error and Error
122.	The input data	for processing uses the standard input device which by default is a:
	a.	Mouse
	b.	Scanner

External

	C.	Reyboard
	d.	Monitor
123. screen:	The processed	data is sent for output to standarddevice which by default is compute.
	a.	Input
	Ъ.	Output
	C.	Both a & b
	d.	None of these
124.	Each instructi	on is executed by set of micro operations termed as:
	a.	Micro instructions
	b.	Mini instructions
	C.	Both a & b
	d.	None of these
125.	For each micr	o operation the control unit generates set of signals.
	a.	Control
	Ъ.	Address
	C.	Data
	d.	None of these
126.	Sequence of m	nicroinstructions is termed as micro program or:
	a.	Hardware
	b.	Software
	c.	Firmware
	d.	None of these
127. referred	The micro pro	ogram is anwritten in microcode and stored in firmware which is also
CICITCA	a.	Interpreter and control memory
	b.	Translator and control store
	C.	Translator and control memory
	d.	Interpreter and Translator
128.	Compared to	hardware, firmware isto design micro programmed organization:
	a.	Difficult
	b.	Easier
	C.	Both a& b
	d.	None of these

129.	Compared to	software, firmware isto write:
	a.	Easier
	b.	Difficult
	C.	Mediator
	d.	Optimum
130.	pro	ogram converts machine instructions into control signals.
	a.	Control memory program
	b.	Control store program
	c.	Both a & b
	d.	Only memory
131.	who coined th	ne term micro program in 1951:
	a.	T.V. Wilkes
	<b>b</b> .	M.V. Wilkes
	C.	S.V. Wilkes
	d.	D.V. Wilkes
132.	what is full fo	rm of EDSAC:
	a.	Electronic delay source accumulator calculator
	b.	Electronic delay storage automatic code
	C.	Electronic destination source automatic calculator
	d.	Electronic delay storage automatic calculator
133.	Who led to de	evelopment of read -only magnetic core matrix for use in control unit of small computer
at IBM's	s laboratory:	
	a.	John Fairclough's
	b.	Johny fairclough
	C.	Mr. Redcliff
	d.	M.V. Wilkes
134.	From 1961–19	964 John fairclough's research played an important role to pursue full range of system.
		Carta 18 0 0
	a. 12	System/360
	b.	System/460
	C.	System/560
	d.	System/780
135.	Each microins	structions cycle is made of 2 parts:
	a.	Fetch
	b.	Execute
	c.	Code

## Both a & b d. One of use of microprogramming to implement of processor in Intel 80x86 and Motorola 136. 680x0 processors whose instruction set are evolved from 360 original: Control structure a. Without control b. Control unit c. Only control d. 137. The function of these microinstructions is to issue the micro orders to : **CPU** a. b. Memory Register C. Accumulator d. 138. Micro-orders generate the \_\_\_\_\_ address of operand and execute instruction and prepare for fetching next instruction from the main memory: Physical a. b. **Effective** Logical C. all of above d. Which of the following 2 task are performed to execute an instruction by MCU: 139. Microinstruction execution a. b. Microinstruction sequencing Both a & b c. None of these d. 140. What is the purpose of microinstruction executions. Generate a control signal b. Generate a control signal to compile Generate a control signal to execute c. All of these d.

- c. Microinstruction decoder

  - d. Microinstruction Sequencing

Microinstruction Buffer

Microinstruction execution

142. Which are the following components of microprogramed units to implement control process:

Which microinstruction provide next instruction from control memory:

a. Instruction register

a.

b.

141.

b. Microinstruction address generation

	C.	Control store interoprogram memory
	d.	Microinstruction Buffer
	e.	Microinstruction decoder
	f.	All of these
143.	Microcodes an	re stored as firmware in:
	a.	Memory chips
	b.	Registers
	C.	accumulators
	d.	none of these
144.	A control mer	nory is stored in some area of memory:
	a.	Control instruction
	b.	Memory instruction
	c.	Register instruction
	d.	None of these
145.	A computer h	aving writable control memory is known as:
	a.	Static micro programmable
	b.	Dynamic micro programmable
	c.	Both a & b
	d.	None of these
146.	The control m	emory contains a set of words where each word is:
	a.	Microinstruction
	b.	Program
	c.	Sets
	d.	All of these
147.	During progr	am execution content of main memory undergo changes and, but control memory
has	microprogra	m:
	a.	Static
	b.	Dynamic
	C.	Compile time
	d.	Fixed
148.	What happen	s if computer is started :
	a.	It executes "CPU" microprogram which is sequence of microinstructions stored in
	RO.	M
	b.	It executes "code" microprogram which is sequence of microinstructions stored in
	RO.	M
	C.	It executes "boot" microprogram which is sequence of microinstructions stored in

ROM

It executes "strap loader" microprogram which is sequence of microinstructions

	stor	red in ROM
149.	Control memo	ory is part of that has addressable storage registers and used as temporary
storage fo		
	a.	ROM
	Ъ.	RAM
	C.	CPU
	d.	Memory
150.	How many ma	odes the address in control memory are divided:
	a.	2
	b.	3
	C.	5
	d.	7
151.	which of the f	following is interrupt mode.
	a.	Task mode
	Ъ.	Executive mode
	C.	Both a & b
	d.	None of these
152.	Mode of addre	esses in control memory are:
	a.	Executive mode
	b.	Task mode
	c.	Both a & b
	d.	None of these
153.	Addresses in c	control memory is made by for each register group.
	a.	Address select logic
	b.	Data select logic
	C.	Control select logic
	d.	All of these
154.	There are how	7 many register groups in control memory:
	a.	3

5

6

8

b.

c. d.

155.	What type of	circuit is used by control memory to interconnect registers:
	a.	Data routing circuit
	b.	Address routing circuit
	C.	Control routing circuit
	d.	None of the these
156.	Which memo	ry is used to copy instructions or data currently used by CPU
	a.	Main memory
	b.	Secondary memory
	c.	Cache memory
	d.	None of these
157.	Copy of instru	action in cache memory is known as:
	a.	Execution cache
	b.	Data cache
	c.	Instruction cache
	d.	All of these
158.	Copy of data i	n cache memory is called.
	a.	Data cache
	b.	Execution cache
	C.	Address cache
	d.	Control cache
159.	What are 2 ac	Ivantages of cache memory:
	a.	Reduction of average access time for CPU memory
	b.	Reduction of bandwidth of available memory of CPU
	c.	Both a & b
	d.	None of these
160.	On what meth	nod search in cache memory used by the system.
	a.	Cache directing
	b.	Cache mapping
	C.	Cache controlling
	d.	Cache invalidation
161.	proces	s starts when a cpu with cache refers to a memory:
	a.	Main memory
	<b>b</b> .	External memory

	d.	All of these
162.	When cache	process starts hit and miss rate defines in cache directory.
	a.	during search reads
	b.	during search writes
	C.	during replace writes
	d.	during finding writes
163.	In cache mem	ory hit rate indicates.
	a.	Data from requested address is not available
	b.	Data from requested address is available
	C.	Control from requested address is available
	d.	Address from requested address is not available
164.	In cache mem	nory miss rate indicates.
	a.	Availability of requested data
	b.	Availability of requested address
	c.	Non-Availability of requested data
	d.	Non-Availability of requested address
165.	Which 3 area	s are used by cache process.
	a.	Search, updating, invalidation
	b.	Write, updating, invalidation
	C.	Search, read, updating
	d.	Invalidation, updating, requesting
166.	Updating writ	tes to cache data and also to:
	a.	Directories
	b.	Memory
	C.	Registers
	d.	Folders
167.	Invalidation w	vrites only to and erases previously residing address in memory.
	a.	Folders
	b.	Memory
	c.	Directory
	d.	Files
168.	mach	nine instruction creates branching to some specified location in main memory if result of
last ALU	J operation is Zer	ro or Zero flag is set:
	a.	Branch on One
	b.	Branch on Three
	C.	Branch on Nine

c.

Cache

## d. Branch on Zero

MAR

169.	Full form of C	AR.
	a.	Control address register
	b.	Content address register
	C.	Condition accumulator resource
	d.	Code address register
170.	Two types of r	nicroinstructions are:
	a.	Branching
	b.	Non-branching
	c.	Both a & b
	d.	None of these
171.	Which are 3 v	ways to determine address of next micro instruction to be executed.
	a.	Next sequential address
	b.	Branching
	C.	Interrupt testing
	d.	All of these
172.	Branching car	ı be:
	a.	Conditional
	<b>b</b> .	Unconditional
	c.	Both a & b
	d.	None of these
173.	In which bran	aching condition is tested which is determined by status bit of ALU:
	a.	Unconditional
	Ъ.	Conditional
	c.	Both a & b
	d.	None of these
174.	which branch	n is achieved by fixing status bit that output of multiplexer is always one:
	a.	Unconditional
	b.	Conditional
	C.	Looping
	d.	All of these
175.	Which registe	er is used to store addresses of control memory from where instruction is fetched.

	c.	CAR
	d.	DAR
176.	Control ROM	is the control memory that holds:
	a.	Control words
	b.	Memory words
	c.	Multiplexers
	d.	Decoders
177.	Opcode is the	e machine instruction obtained from decoding instruction stored in:
	a.	Stack pointer
	b.	Address pointer
	c.	Instruction register
	d.	Incrementer
178.	Branch logic o	determines which should be adopted to select the next value among possibilities.
	a.	CAR
	b.	GAR
	C.	HAR
	d.	TAR
179.	gen	erates CAR+1 as possibility of next CAR value:
	a.	Decrementer
	b.	Incrementer
	C.	Postfix
	đ.	Prefix
180.	usec	to hold return address for operations of subroutine call branch:
	a.	TBR
	b.	HDR
	C.	SDR
	d.	SBR
181.	Which of follo	owing 2 types of computer system considered by micro programmed unit-
	a.	Micro level computers
	b.	Machine level computers
	c.	Both a & b
	d.	None of these
182.	Following are	the components of micro programmed control unit:

b. BAR

Subroutine register a. Control address register b. Memory Of 128 words with 20 bits per words C. đ. All of these 183. Various machine level components are: Address register b. Program counter C. Data register Accumulator register d. Memory of 2K,16 bits/word RAM e. f. Multiplexers All of these g. 184. Data transfers are done using: Multiplexer switching a. b. Demultiplexer switching Adder switching C. d. Subtractor switching 185. PC can be loaded from\_\_\_\_: BR a. b. CR c. AR TR d. 186. Which functions are performed by CU: Data exchange b/w CPU and memory or I/O modules b. External operations Internal operations inside CPU C. Both a & c 187. Which are internal operations inside CPU: Data transfer b/w registers b. Instructing ALU to operate data Regulation of other internal operations C. đ. All of these How many paths taken by movement of data in CU: 188. 3 a. 4 b. 5 c. 2 đ. 189. 2 data paths in CU are:

Internal data paths

External data paths

a. b.

	c.	Both a & b
	d.	None of these
190.	is the	data paths link CPU registers with memory or I/O modules.
	a.	External data paths
	b.	Internal data paths
	C.	Boreal data paths
	d.	Exchange data paths
191. register:		paths there is movement of data from one register to another or b/w ALU and a
	a.	External
	b.	Boreal
	C.	Internal
	d.	Exchange
192.	Which is the i	nput of control unit:
	a.	Master clock signal
	b.	Instruction register
	C.	Flags
	d.	Control signals from bus
	e.	All of these
193.		g is set then control unit issues control signals that causes program counter to be
increme	nted by 1:	
	a.	Zero
	b.	One
	C.	Three
	d.	Eight
194.	Which contro	l unit is implemented as combinational circuit in the hardware:
	a.	Microprogrammed control unit
	Ъ.	Hardwired control unit
	C.	Blockprogrammed control unit
	d.	Macroprogrammed control unit
195.	Microprogran	ns are usually stored in:
	a.	ROM
	b.	RAM
	C.	SAM
	d.	SAN

Among them which is the faster control unit:

196.

	b.	Microprogrammed
	C.	Both a & b
	d.	None of these
197.	For CISC arch	itecture controllers are better:
	a.	Microprogrammed
	b.	Hardwired
	C.	Betterwired
	d.	None of these
198.	Full form of F	SM is:
	a.	Finite state machine
	b.	Fix state machine
	C.	Fun source metal
	d.	All of these
199.	Rules of FSM a	are encoded in:
	a.	ROM
	b.	Random logic
	C.	Programmable logic array
	d.	All of these
200.	In RISC archit	ecture access to registers is made as a block and register file in a particular register can
be selec	cted by using:	
	a.	Multiplexer
	<b>b</b> .	Decoder
	C.	Subtractor
	đ.	Adder
201.	Outputs of ins	struction/data path in CU are:
	a.	Reg R/W
	b.	Load/Reg-Reg
	c.	ALU function select
	d.	Load control
	e.	Read control
	f.	IR Latch

g. JUMP/Branch/Next PC

h. All of these

a. Hardwired

202.	One last bit of	F control output is for control of state:
	a.	Minor
	<b>b</b> .	Major
	C.	Mixer
	d.	None of these
203.	Following are	4 major states for 'load' are:
	a.	Fetch
	b.	Decode
	C.	Memory
	d.	Write back
	e.	All of these
204.	Jump has 3 m	ajor states are:
	a.	Fetch
	b.	Decode
	C.	Complete
	d.	All of these
205.	state keeps track of position related to execution of an instruction.	
	a.	Major
	b.	Minor
	C.	Both a & b
	d.	None of these
206.	An instruction always starts with state:	
	a.	1
	b.	2
	C.	3
	đ.	0
207.	Decoding of a	an instruction in RISC architecture means decision on working of control unit for:
	a.	Remainder of instructions
	b.	Divisor of instructions
	C.	Dividend of instructions
	d.	None of these
208.	Which contro	l is used during starting of instruction cycle:
	a.	Write

	<b>b</b> .	Read
	C.	R/W
	d.	None of these
209.	func	ction select takes op code in IR translating to function of ALU and it may be compact
binary (	code or one line p	per ALU:
	a.	ALU
	b.	CPU
	C.	Memory
	d.	Cache
210.	is de	ependent on instruction type in CU:
	a.	Jump
	b.	Branch
	C.	NextPC
	d.	All of these
211.	d	ependent on instruction and major state and also comes in starting of data fetch state as
well as	write back stage	in CU:
	a.	Register read
	b.	Register write
	c.	Register R/W
	d.	All of these
212.	deper	ndence over op-code in CU:
	a.	Load register
	Ъ.	Load Reg/Reg
	C.	Only Load
	d.	None of these
213.	Full form of P	LA in CU:
	a.	Progrmmable Logic Array
	b.	Programs Load Array
	C.	Programmable Logic Accumulator
	d.	all of these
214.	Which are tas	sks for execution of CU or MCU:
	a.	Microinstruction execution
	b.	Microinstruction sequencing
	C.	Both a & b

d. None of these

	a.	CK
216.	Who determin	ne under what conditions the branching will occur and when:
	a.	By combination of CD and BT
	<b>b</b> .	By combination of CD and BR
	c.	By combination of CD and CR
	d.	By combination of TD and BR
217.	The character	U is used to indicate.
	a.	Undefined transfers
	b.	Unfair transfers
	c.	Unconditional transfers
	d.	All of these
218.	Which field is	used to requests for branching.
	a.	DR
	b.	CR
	C.	TR
	đ.	BR
219.	which field is	used to determine what type of transfer occurs:
	a.	CR
	b.	SR
	C.	BR
	d.	MR
220.	Source statem	ents consist of 5fields in microinstruction source code are:
	a.	Lable
	b.	Micro-ops
	c.	CD-spec
	d.	BR-spec
	e.	Address
	f.	All of these
1. W	hich is a type of	microprocessor that is designed with limited number of instructions.
		The state of the s

Branching is implemented by depending on output of:

CD RG

c. CC

b.

215.

a.	CPU
b.	RISC
c.	ALU
d.	MUX
2.	Which unit is a pipeline system helps in speeding up processing over a non pipeline system.
a.	CPU
b.	RISC
C.	ALU
d.	MUX
3.	The group of binary bits assigned to perform a specified operation is known as:
a.	Stack register
b.	Control word
C.	Both
d.	None
4.	How many binary selection inputs in the control word.
a.	1
b.	7
c.	14
d.	28
5.	In control word three fields contain how many bits:
a.	1
b.	2
c.	3
d.	4
6.	Three fields contains three bits each so one filed has how many bits in control word.
a.	2
b.	4
c.	5
d.	6
7.	How is selects the register that receives the information from the output bus:
<b>a</b>	Decoder

b. Encoder MUX

C.

a.	All of these
8.	A bus organization for sevenregister:
O.	To but englishment for sevenregioner.
a.	ALU
b.	RISC
c.	CPU
d.	MUX
9.	How many source register propagate through the multiplexers.
a.	1
b.	2
C.	3
d.	4
10.	How many bits of OPR select one of the operations in the ALU:
a.	2
b.	3
C.	4
d.	5
11.	five bits of OPR select one of the operation in the in control register.
a.	CPU
b.	RISC
c.	ALU
d.	MUX
12.	The OPR field has how many bits.
a.	2
b.	3
C.	4
đ.	5
13.	In stack organization the insertion operation is known as:
a.	Рор
b.	Push
C.	Both
d.	None
14	In stack organization the deletion operation is known as

a.	Рор
b.	Push
C.	Both
d.	None
15.	A stack in a digital computer is a part of the:
a.	ALU
b.	CPU
C.	Memory unit
d.	None of these
16.	In stack organization address register is known as the:
a.	Memory stack
b.	Stack pointer
C.	Push operation
d.	Pop operation
17.	In register stack a stack can be organized by anumber of register.
a.	Infinite number
b.	Finite number
C.	Both
d.	None
18.	Which operation are done by increment or decrement the stack pointer:
a.	Push
b.	Рор
c.	Both
d.	None
19.	In register stack a stack can be a finite number of
a.	Control word
b.	Memory word
C.	Transfer word
d.	All of these
20.	The stack pointer contains the address of the word that is currently on:
a.	Top of the stack

b. Down of the stack

C.	Top and Down both
d.	None
21.	In register stack items are removed from the stack by using theoperation.
a.	Push
b.	Рор
c.	Both
d.	None
22.	Which register holds the item that is to be written into the stack or read out of the stack.
a.	SR
b.	IR
c.	RR
d.	DR
20	
23.	In register stack the top item is read from the stack into:
a.	SR
b.	IR
c.	RR
đ.	DR
24.	In conversion to reverse polish notation theand operations are performed at the end.
a.	Add and subtract
b.	Subtract and multiplication
C.	Multiplication and subtract
d.	All of these
0.5	DDN stored Core
25.	RPN stands for:
a.	Reverse polish notation
b.	Read polish notation
c.	Random polish notation
d.	None of these
26.	Instruction formats contains the memory address of the:
a.	Memory data
b.	Main memory
c.	CPU
d.	ALU

27.	In instruction formats instruction is represent by a of bits:
a.	Sequence
b.	Parallel
C.	Both
d.	None
28.	In instruction formats the information required by the for execution.
a.	ALU
b.	CPU
C.	RISC
d.	DATA
29.	The operation is specified by a binary code known as the:
a.	Operand code
b.	Opcode
C.	Source code
d.	All of these
30.	Which are contains one or more register that may be referenced by machine instruction:
a.	Input
b.	Output
c.	CPU
d.	ALU
31.	Memory –mappedis used this is just another memory address:
a.	Input
b.	Output
c.	Both
d.	None
32.	Which operation use one operand or unary operations:
a.	Arithmetic
b.	Logical
c.	Both
d.	None
33.	3-Address format can be represented as:
a.	dst <-[src1][src2]
h	det >[enal][ena2]

C.	ust <-/[src1][src2]
d.	All of these
34.	2- Address format can be represented as:
a.	dst ->[dst]*[src]
b.	$dst < -[dst] \bullet [src]$
C.	dst < ->[dst]*[src]
d.	All of these
35.	In 1-address format how many address is used both as source as well as destination:
a.	1
b.	2
C.	3
d.	4
36.	The stack pointer is maintained in a:
	<u>——</u>
a.	Data
b.	Register
C.	Address
d.	None of these
37.	mode of addressing is a form of implied addressing.
a.	Stack
b.	Array
C.	Queue
d.	Binary
38.	Stack uses RPN to solveexpression:
a.	Logical
<b>b</b> .	Arithmetic
C.	Both
d.	None
39.	In the RPN scheme the numbers and operators are listed:
a.	One after another
b.	One before another
C.	Another after one
d.	Another before one
40.	In addressing modes instruction has primarily how many components:

a. 1

b.	2
c.	3
d.	4
41.	EA stands for:
	Effective add
a. L	Effective absolute
b.	Effective address
c. d.	End address
u.	Litti attitiess
42.	In which addressing the operand is actually present in instruction:
a.	Immediate addressing
b.	Direct addressing
c.	Register addressing
d.	None of these
43.	In which addressing the simplest addressing mode where an operand is fetched from memory is
a.	Immediate addressing
b.	Direct addressing
C.	Register addressing
d.	None of these
44.	which addressing is a way of direct addressing.
a.	Immediate addressing
b.	Direct addressing
c.	Register addressing
d.	None of these
45	In which mode the main memory location holds the EA of the operand:
10.	The whole the main memory required he are the operation.
a.	Immediate addressing
b.	Direct addressing
c.	Register addressing
d.	Indirect addressing
46.	Which addressing is an extremely influential way of addressing.
a.	Displacement addressing
b.	Immediate addressing

Direct addressing

Register addressing

C.

d.

47. In the base –register addressing the register reference may be:	
a.	Implicit
b.	Explicit
c.	Both
d.	None
48.	In post –indexing the indexing is performed
a.	Before the indirection
b.	After the indirection
c.	Same time indirection
d.	All of these
	In post-indexing the contents of the address field are used to access a memory location containing a ress.
a.	Immediate addressing
b.	Direct addressing
c.	Register addressing
d.	None of these
50.	In pre –indexing the indexing is performed
a.	Before the indirection
b.	After the indirection
c.	Same time indirection
d.	All of these
51.	The final addressing mode that we consider is:
a.	Immediate addressing
b.	Direct addressing
c.	Register addressing
đ.	Stack addressing
52.	In data transfer manipulation designing as instruction set for a system is a complex:
a.	Art
b.	System
c.	·
٠.	Computer
d.	Computer None of these

Immediate addressing

a.

b.	Direct addressing
C.	Register addressing
đ.	Displacement addressing
54.	Which addressing offset can be the content of PC and also can be negative:
a.	Relative addressing
b.	Immediate addressing
C.	Direct addressing
d.	Register addressing
55.	The length of instruction set depends on:
a.	Data size
b.	Memory size
C.	Both
d.	None
56.	In length instruction some programs wants a complex instruction set containing more instruction, more
add	ressing modes and greater address rang, as in case of:
a.	RISC
b.	CISC
C.	Both
d.	None
	In length instruction other programs on the other hand, want a small and fixed-size instruction set that tains only a limited number of opcodes, as in case of:
a.	RISC
b.	CISC
c.	Both
d.	None
58.	The instruction set can have variable-length instruction format primarily due to:
a.	Varying number of operands
b.	Varying length of opcodes in some CPU
c.	Both
d.	None
	An instruction code must specify the address of the:
a.	Opecode
b.	Operand
c.	Both
d.	None
60.	A simple differs widely from a Turing machine:

a.	CISC
b.	RISC
c.	CPU
d.	ALU
61.	How many types of basically Data manipulation:
a.	1
b.	2
c.	3
d.	4
e.	
62.	Which is data manipulation types are:
a.	Arithmetic instruction
b.	Shift instruction
C.	Logical and bit manipulation instructions
đ.	All of these
63.	Arithmetic instruction are used to perform operation on:
a.	Numerical data
b.	Non-numerical data
C.	Both
d.	None
64.	How many basic arithmetic operation.
a.	1
b.	2
c.	3
đ.	4
65.	which are arithmetic operation are.
a.	Addition
b.	Subtraction
C.	Multiplication
d.	Division
e.	All of these
f.	None of these
66.	In which instruction are used to perform Boolean operation on non-numerical data:
a.	Logical and bit manipulation

Shift manipulation

None of these

Circular manipulation

b.

c. d.

	Which operation is used to shift the content of an operand to one or more bits to provide necessary
var	iation:
a.	Logical and bit manipulation
b.	Shift manipulation
C.	Circular manipulation
d.	None of these
68.	is just like a circular array:
a.	Data
Ъ.	Register
C.	ALU
d.	CPU
69.	Which control refers to the track of the address of instructions.
a.	Data control
b.	Register control
c.	Program control
d.	None of these
70.	In program control the instruction is set for the statement in a:
a.	Parallel
b.	Sequence
C.	Both
d.	None
71.	How many types of unconditional jumps used in program control are follows:
a.	1
b.	2
c.	3
d.	4
72.	Which are unconditional jumps used in program control are follows:
a.	Short jump
b.	Near jump
C.	Far jump
d.	All of these
73.	Which instruction is used in program control and used to decrement CX and conditional jump.

**a.** b.

Shift manipulation

d.	None of these
74.	Which is always considered as short jumps:
a.	Conditional jump
b.	Short jump
C.	Near jump
d.	Far jump
75.	Who change the address in the program counter and cause the flow of control to be altered.
a.	Shift manipulation
b.	Circular manipulation
c.	Program control instruction
d.	All of these
76.	Which is the common program control instructions are:
a.	Branch
b.	Jump
C.	Call a subroutine
d.	Return
e.	All of these
f.	None of these
77.	Which is a type of microprocessor that is designed with limited number of instructions.
a.	CISC
b.	RISC
c.	Both
d.	None
78.	SMP Stands for:
a.	System multiprocessor
Ъ.	Symmetric multiprocessor
C.	Both
d.	None
79.	UMA stands for:
a.	Uniform memory access
b.	Unit memory access
c.	Both

Circular manipulation

Number Uniform memory access a. Not Uniform memory access b. Non Uniform memory access C. All of these d. 81. SIMD stands for: System instruction multiple data Single instruction multiple data b. Symmetric instruction multiple data C. Scale instruction multiple data d. 82. MIMD stands for: Multiple input multiple data a. b. Memory input multiple data Multiple instruction multiple data c. Memory instruction multiple data d. 83. HLL stands for: High level languages a. High level line b. C. High level logic High level limit d. 84. Which is a method of decomposing a sequential process into sub operations. Pipeline a. CISC b. **RISC** C. Database d. 85. How many types of array processor: 1 a. 2 b. 3 C. 4 d. 86. Which are the types of array processor: Attached array processor a. b. SIMD array processor

None

80. NUMA stands for:

d.

c.

d.

Both None

87.	Which are the application of vector processing:
a.	Weather forecasting
b.	Artificial intelligence
C.	Experts system
d.	Images processing
e.	Seismology
f.	Gene mapping
g.	Aerodynamics
h.	All of these
i.	None of these
	Which types of jump keeps a 2_byte instruction that holds the range from- 128to127 bytes in the memory ation:
a.	Far jump
b.	Near jump
c.	Short jump
d.	All of these
89.	Which types of register holds a single vector containing at least two read ports and one write ports.
a.	Data system
b.	Data base
C.	Memory
d.	Vector register
90.	Parallel computing means doing several takes simultaneously thus improving the performance of
the_	;
a.	Data system
b.	Computer system
C.	Memory
d.	Vector register
91.	Which is used to speed-up the processing.
a.	Pipeline
b.	Vector processing
C.	Both
d.	None

92. Which processor is a peripheral device attached to a computer so that the performance of a computer can

be improved for numerical computations:

a.	Attached array processor
b.	SIMD array processor
C.	Both
d.	None
93.	Which processor has a single instruction multiple data stream organization that manipulates the common
inst	ruction by means of multiple functional units:
a.	Attached array processor
b.	SIMD array processor
C.	Both
d.	None
94.	Which carry is similar to rotate without carry operations.
a.	Rotate carry
b.	Rotate through carry
C.	Both
d.	None
95.	In the case of a left arithmetic shift, zeros are Shifted to the:
a.	Left
b.	Right
C.	Up
d.	Down
96.	In the case of a right arithmetic shift the sign bit values are shifted to the:
a.	Left
b.	Right
C.	Up
d.	Down